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Abstract 
 
DC-DC power converters are major contributors to volume and weight of the most of 
electronic systems. With the revolutionary development in electronic equipment and added 
functionality, power converters are required to keep pace with such developments. 
Therefore, the need for smaller, lighter and more reliable power supply units (PSUs) became 
a driving force for researchers. To develop such power converters, new semiconductor 
devices, semiconductor materials, innovative packaging, medium and high frequency (300 KHz 
– 30 MHz) magnetics, in addition to the development of converter topologies form the pillars 
for achieving efficient and high-density power conversion. This study represents an 
investigation of the technological pathways for achieving various levels of integration of 
power converters. The three major contributions carried out throughout this work are 
summarized as follows. 
First, a study of two semiconductor technologies, which are used in the majority of modern 
integrated power supplies, is conducted. These two technologies are silicon transistors and 
gallium nitride transistors. For the silicon semiconductor-based devices, a 140 V power 
MOSFET with a custom layout is manufactured in a 0.18 µm commercial silicon-on-insulator 
(SOI) process. The device resistance and capacitances are characterized using a custom 
designed small signal characterization setup with high voltage bias capabilities. A 32 V class-E 
resonant boost converter with a self-oscillating gate driver is designed around the MOSFET to 
test its switching performance at very high switching frequency. The converter is tested at 30 
MHz and achieved a power density of 2 W/cm3.  
Second, Gallium nitride FETs are utilized in an 80 V module as well as in a power supply in 
package (PSiP) achieving a power density of 20 W/cm3 and an area density of 9.4 W/cm2. Both 
versions of the prototypes are tested in the frequency range between 2 MHz and 12 MHz. Air-
core solenoid inductors were used in the implementation. The PSiP version of the converter 
shows a significant enhancement over the module version thanks to the advanced thermally 
enhanced molding. 
Third, Energy storing elements - specifically, inductors and capacitors - are studied aiming for 
higher density power supplies. Air-core magnetics and printed circuit board spiral inductors 
are studied. Circular spiral and square spiral inductor structures are implemented and tested 
in a 10 MHz switch mode power supply. Custom-made Micro-Electro-Mechanical Systems 
(MEMs) fabricated toroidal inductors in silicon substrates were used to design an 8 V PSiP built 
on a 3D magnetic-silicon-interposer achieving a power density of 36 W/cm3. This converter 
integrates a 3D toroidal inductor in silicon, gallium nitride FETs, gate drivers, input capacitors, 
and output capacitors, forming a buck converter in 8 mm x 4.5 mm x 1.2 mm volume with a 
clear path to reduce the profile to 0.6 mm. The converter has a switching frequency of 21 MHz 
and achieves 83% efficiency. This converter represents an intermediate step for realizing a 
fully integrated power supply on chip (PwrSoC). 
In conclusion, this study represents an exploration of the potential technologies, topologies 
and methods which have high potential for integration and miniaturization. The study covers 
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topologies including soft-switching buck converters, Class-E resonant converters, and Class-
DE resonant converters. Integrated circuit design technologies including silicon-in-insulator 
and high-voltage CMOS technologies are used to design two chips. Packaging technologies like 
module integration, power-supply-in-package, and thermally enhanced epoxy molding are 
used, not only to achieve tighter integration for the internal components, but also to enhance 
the thermal and mechanical performance of the prototypes. 
Finally, control techniques like on-off control, frequency control, and phase-shift control were 
investigated to achieve different levels of control for the output voltage or the output current 
of the power converters. Adaptive dead-time control is identified as one of the most 
important circuits to integrate in case of applying continuous operation control methods, like 
pulse width modulation control, frequency control, or phase shift control, as it is a must to 
use in combination with soft-switching techniques.  
With the proper application of the knowledge gained throughout this work, it is possible to 
achieve high power density converters, and potentially realize the vision of a fully integrated 
power-supply-on-chip (PwrSoC). 
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Danish Resume 
 
DC-DC-omformere er vigtige bidragsydere til volumen og vægt i de fleste elektroniske 
systemer. Med den revolutionerende udvikling i elektronisk udstyr og øget funktionalitet 
kræves effektomformere for at holde trit med sådanne udviklinger. Derfor blev behovet for 
mindre, lettere og mere pålidelige strømforsyningsenheder (PSU'er) en drivkraft for forskere. 
For at udvikle sådanne omformere udgør nye halvlederkomponenter, halvledermaterialer, 
innovativ emballage, mellem- og højfrekvent (300 KHz - 30 MHz) magnetik og udviklingen af 
omformertopologier søjlerne for at opnå effektiv og kompakt effektomformning. Dette studie 
repræsenterer en undersøgelse af de teknologiske veje til opnåelse af forskellige niveauer af 
integration af effektomformere. De tre store bidrag udført i dette arbejde kan opsummeres 
som følger. 
For Som det første udføres en undersøgelse af to halvlederteknologier, der anvendes i langt 
de fleste moderne integrerede strømforsyninger. Disse to teknologier er silicium super 
junction transistorer og gallium nitrid transistorer. For silicium halvlederbaserede enheder 
fremstilles en 140 V strømtransistor effekttransistor med et specialfremstillet layout i en 0,18 
um kommerciel silicon-on-isolator (SOI) proces.  
Enhedsmodstanden og kapacitanserne er karakteriseret ved hjælp af en specialdesignet 
konfiguration af småsignalskarakteriseringer med højspændingsbias. En 32 V klasse-E 
resonans boost omformer med en selvoscillerende gate driver er designet omkring 
MOSFET’en for at teste dens ydeevne ved meget høj skiftefrekvens. Omformeren testes ved 
30 MHz og opnår en effekttæthed på 2 W/cm3. 
Som det andet benyttes galliumnitrid-FET'er i et 80 V-modul såvel som i en strømforsyning i 
pakke (PSiP), der opnår en effektdensitet på 20 W/cm3 og en arealdensitet på 9,4 W/cm2. 
Begge versioner af prototyperne testes i frekvensområdet mellem 2 MHz og 12 MHz. 
Luftspoler blev brugt i implementeringen. PSiP-versionen af omformeren viser en betydelig 
forbedring over modulversionen takket være den avancerede termisk forbedrede støbning. 
Som det tredje studeres energilagringselementer - specielt induktorer og kondensatorer - 
med henblik på strømforsyninger med højere effektdensitet. Luftspoler og printplade 
spiralinduktorer studeres. Cirkulære og firkantede spiralspoler implementeres og testes i en 
10 MHz switch-mode strømforsyning. Specialdesignede mikroelektro-mekaniske systemer 
(MEMs) fremstillede toroidale induktorer i siliciumsubstrater blev brugt til at designe en 8 V 
PSiP bygget på en 3D-magnetisk silicium-interposer med en effekttæthed på 36 W / cm3. 
Denne omformer integrerer en 3D-toroidal induktor i silicium-, galliumnitrid-FET'er, gate 
driver, indgangskondensatorer og udgangskondensatorer, der danner buck-omformer i 8 mm 
x 4,5 mm x 1,2 mm volumen med en klar bane for at reducere profilen til 0,6 mm. Omformeren 
har en skiftefrekvens på 21 MHz og opnår 83% effektivitet. Denne konverter repræsenterer 
et mellemliggende trin til realisering af en fuldt integreret strømforsyning på chip (PwrSoC). 
Sammenfattende repræsenterer dette studie en udforskning af de potentielle teknologier, 
topologier og metoder, der har et stort potentiale for integration og miniaturisering. Studiet 
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dækker topologier, herunder soft-switching buck-omformere, klasse-E resonansomformere, 
klasse-DE resonansomformere og active clamped flyback omformere. Integrerede 
kredsløbsdesignteknologier, herunder silicon-on-isolator og højspændings-CMOS-
teknologier, bruges til at designe to chips. Pakningsteknologier som modulintegration, 
strømforsyning i pakke og termisk forbedret plaststøbning anvendes, ikke kun for at opnå en 
strammere integration for de interne komponenter, men også for at forbedre prototypernes 
termiske og mekaniske ydeevne. 
Slutteligt blev reguleringsteknikker som on-off kontrol, frekvens kontrol og faseskift kontrol 
undersøgt for at opnå forskellige niveauer af kontrol for over udgangsspænding eller 
udgangsstrøm af effektomformerne. Adaptiv dødtidskontrol er identificeret som et af de 
vigtigste kredsløb, der kan integreres i tilfælde af anvendelse af kontinuerlige 
driftsstyringsmetoder, som pulsbreddemodulationskontrol, frekvensstyring eller 
faseskiftstyring, da det er en nødvendighed til brug i kombination med soft-switching 
teknikker. 
Med den rette anvendelse af den viden, der er opnået i hele dette arbejde, er det muligt at 
opnå omformere med høj effektdensitet og muligvis realisere visionen om en fuldt integreret 
strømforsyning på chip (PwrSoC). 
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Chapter 1: Introduction 
 
Introduction 
 
Electric energy is one of the basic forms of kinetic energies due to the movement of electrons 
in an atom. Since electricity was discovered, it played an important role in our everyday life. 
Nowadays, electrically-powered devices are dominating the ways of how humans are 
interacting, communicating, and doing their work. Electric light, transistors, and the telegraph 
are highlighted as innovations that changed history [1].  
Consumer electronics like computers, smart phone, lighting apparatuses, smart watches, and 
other devices need some sort of power conversion internally or externally to provide the 
desired voltage and current levels to the different internal parts of the systems. 
 
1.1 Background and Motivation 
Power supplies are main parts of any electronic system. One category of these power supplies 
are the DC-DC converters. DC-DC converters are deployed in many applications ranging from 
micro-watt energy harvesters to high-voltage direct-current transmission equipment. 
Power electronics circuits’ requirements are tightly attached to the application that will be 
embedded in. The revolutionary development in electronic equipment and the added 
functionality, power converters are required to keep pace with such developments. 
Therefore, the need for smaller, lighter and more reliable power supply units (PSUs) became 
a driving force for researchers [2].  
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It is a fact that the manufacturing of small power supply units has become a complicated 
process as it involves expertise in different topics like semiconductor manufacturing 
technologies, passive elements manufacturing, thermal management, packaging, control and 
electronic circuits design. 
Integration of power supply components is the only way to achieve miniaturization of PSUs. 
This integration can take several levels. Board level integration was the most common way to 
integrate the PSU within the application board where the PSU is mainly built up using discrete 
components. Power supply modules are among the most common ways nowadays for 
integrating power supplies into an electronics system, thanks to the mass production of such 
power modules. However, more advanced ways to build a compact power supply unit are 
power supply in package (PSiP) and power supply on chip (PwrSoC). 
In a PSiP, discrete inductors, capacitor, and transformers can be co-packaged with a power 
management integrated circuit (PMIC). The PSiP can require the incorporation of some extra 
components on the application board to deliver the desired voltage, current or power to the 
load. A PwrSoC is a more advanced integration level where the passive components are 
monolithically or heterogeneously integrated in one semiconductor substrate. Theoretically, 
higher integration lowers the cost and increases both efficiency and power density 
Developing miniaturized PSiP and PwrSoC devices requires miniaturization of the energy 
storing elements at the first level. Higher switching frequencies, new magnetic structures and 
materials, advanced capacitor technologies, new semiconductor devices, three-dimensional 
integration, and new topologies are ways to achieve that goal. 
In this work, the focus will be towards developing power supplies for size-critical applications 
with output power ranging from 1 watt to 30 watts. 
 
1.2 Definitions   
 According to the International Telecommunication Union (ITU) [3] and IEEE standards, the 
high frequency (HF) spectrum is defined by the frequency range of 3 MHz – 30 MHz, while 
the very high frequency (VHF) spectrum is defined by the frequency range of 30 MHz – 
300 MHz [4]. This definition will be used throughout this thesis. 
 To define voltage domains, low-voltage power converters will be used to refer to 
converters with input or output voltage lower than 16 V, while medium-voltage power 
converters will be used to refer to converters with input or output voltage in the range of 
17 V – 99 V. High voltage power converters will be used to refer to converters with input 
or output voltage in the range of 100 V – 400 V.  
 In-silicon passive device is a term refers to a three-dimensional structure imbedded in a 
silicon substrate and uses -partially or fully- the substrate thickness as a part of the device. 
On-Silicon passive device is a term refers to any two-dimensional or three-dimensional 
device that is grown or deposited on top of a silicon wafer. 
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1.3 Objectives 
The objectives of this PhD thesis are summarized in the following four points: 
 High frequency power semiconductor device technologies. 
Power transistors and diodes are the heart of the switch mode power supplies. A better 
understanding of these devices and their driving circuitry is crucial for successful 
implementation of power supplies. Gallium nitride enhancement mode HEMTs and Super-
junction silicon transistors are selected for this study due to their superior performance. 
 
 Integrated Passives for PSiP and PwrSoC 
Passive devices are the largest components in a power supply. Surface-mounted inductor 
and capacitor technologies are important to achieve high power density converters. For 
PwrSoC devices, CMOS-compatible in-silicon or on-silicon inductors is a must. It is an 
objective to demonstrate microelectromechanical systems (MEMS) technology inductors 
fabricated at Technical University of Denmark in high and very high switching frequency 
converters. 
 
  Integration Techniques and Packaging technologies 
Packaging of power supplies can be used for casing so that a pick-and-place machine can 
treat them as standard devices. Selecting a proper molding material as well as the 
substrate is very important to achieve higher efficiency and increased reliability through 
introducing heat dissipation mechanism for the internal components. 
 
 Investigation of high frequency and very high frequency power supply topologies 
Power supply topologies are the key for achieving higher power densities. For mid-voltage 
and high-voltage power supplies switching at high frequency or very high frequency, 
utilizing soft switching techniques like zero voltage switching (ZVS) or zero current 
switching (ZCS) is a must. This is not only to achieve high efficiencies but also to avoid 
converter failure that may result from the excess heating. 
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1.4 Thesis Structure 
The structure of the thesis and related publications are shown in the color-coded figure 1.1. 
The publications are attached to the thesis as appendixes.  
The thesis Introduction, motivation and objectives are summarized in the first chapter 
followed by a review for the state of the art converters in Chapter 2. Chapter 3 represents a 
study of two semiconductor technologies which are expected to be used in most of modern 
integrated power supplies. These two technologies are silicon super-junction transistors and 
gallium nitride transistors. For silicon semiconductor-based devices, a 140 V power transistor 
with a custom layout is manufactured in a 0.18 µm commercial SOI process. The device 
resistance and capacitances are characterized using a custom designed setup. A discussion 
about diodes for high and very high frequency operation is conducted within this chapter. 
Inductors for PSiP and PwrSoC are discussed in Chapter 4. Air-core magnetics and printed 
circuit board spiral inductors are studied. Circular spiral and square spiral inductors are 
implemented and tested in a 10 MHz switch mode power supply. This chapter also presents 
test results of micro-electro-mechanical (MEMs) toroidal inductors in silicon substrates.  
Chapter 5 summarizes the topologies used as potential candidates for miniaturization. 
Starting with soft switching buck converter with switching frequencies of 3 MHz to 22 MHz 
and input voltages between 5 V and 80 V. Multiple resonant converters topologies are 
investigated including class-E, class-E derived, and Class-DE designs covers multiple 
applications with input voltage of 5 V up to 80 V and switching frequencies from 1 MHz to 100 
MHz. 
Integration techniques and packaging of power modules are discussed in Chapter 6. Two 
prototypes are discussed in detail. The first prototype is based on module integration of an 80 
V soft-switching buck converter using printed-circuit-board (PCB) substrate technology. The 
second prototype is an 8 V power supply in package (PSiP) using a silicon interposer 
technology. 
Eventually, a summary of all prototypes, in addition to conclusion and future work sections is 
reported in Chapter 7. 
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Figure 1.1: Thesis Structure. 
Color code links the appendices to the most related chapter 
A-Px is referring to a patent application 
A-Jx is referring to a journal publication or submitted manuscript 
A-Cx is referring to a conference paper or submitted manuscript 
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State of the Art 
 
Examples for applications where small size power supplies are needed are LED lighting, Point 
of load converters for portable devices [5]–[8], Power-over-Ethernet (PoE) equipment [9]–
[11], wireless chargers, and DC-DC converters for Internet of things (IoT) [12]–[14].  
Point-of-load power supplies for microprocessors and telecommunication systems requires 
high efficiency and high-power density and recently, shifting power supply input voltages to 
even higher voltages (48 V) to maximize the power converter chain efficiency added several 
challenges to the design process. The space available for power supplies is shrinking, merging 
the space available with high voltage supplies as in [15], [16] 
Miniaturized power supply units can be visible to the end customer as product like laptop 
chargers, smart phone chargers. They also can be imbedded in side electronics devices like 
laptops, smart phones, smart watches, TV sets or even cars. 
Figure 2.1. shows some example for such power supplies where subfigure (a) shows Finsix’s 
DART 65 W laptop charger has a power density around 1.3 W/cm3 converting 100 – 240 VAC 
to 18 -21 VDC [17]. Subfigure b shows a 60 W LED driver from Nordic power converters operates 
from 176-264 VAC to 29-48 VDC [18]. LTM8073 µModule is shown in subfigure (c)  which can 
produce an output voltage of 0.8-15 V from an input voltage up to 60 V and can deliver 3 A 
continuous to the load [19]. Subfigure (d) shows Altera’s Enpirion EM1130 PSiP for high 
performance FPGA, processor, and DDR memory applications [20].  
In this chapter, a review of the state of the art research on integrated power supplies is carried 
out in section 2.1. followed by state of the art commercial PSiP and PwrSoC converters in 
section 2.2.  
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(a) (b) 
 
 
(c) (d) 
Figure 2.1. Examples for the state of the art commercial power converters 
 
2.1 State of the art commercial PSiP and PwrSoC converters 
Due to the benefits of miniaturized power supplies in term of weight, size and cost. Many 
companies are coming up with highly integrated power supplies which incorporates different 
technologies. In this section, an overview of the state of the art PSiP and PwrSoC devices is 
discussed in more details.  
The focus of this section will be given to extract volume and area power densities as main 
figures of merits (FOM) for the converters. Summary of commercial integrated supplies is 
shown in table 2.1. it is clear from the summary that the volume power density is inversely 
proportional to the input voltage capability of the device. LTM8073 [19] from linear 
technology is an exception.  
For semiconductor device technologies, it is also clear that most of the devices uses silicon 
MOSFETs in a single or multi-phase buck configuration. For packaging technologies, chip-scale 
packaging, flip-chip, and wire bonding are used. Three dimensional stacking of the active die 
on a magnetic substrate is used in [21] and [22]. On the other hand, copper lead-frame is used 
in [23] which usually has a thick copper. This is beneficial for heat dissipation from the internal 
components of the PSiP. 
A study on commercial products released between years 2003-2008 is reported in [24]. The 
study provides a large amount of information on PSiP substrates, Assembly technologies, 
number of components inside the PSiP, Inductor design, encapsulation materials, even the 
termination finished. A summary of this study is presented in table 2.2. The majority of PSiP 
in this study shows the usage of epoxy loaded with silica as an encapsulation material. Copper 
lead-frame, PCB, or a combination are used as a substrate for the converter. 
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2.2 State of the art research on PSiP and PwrSoC 
An increasing interest in very high switching frequency converters is detected during the last 
few years. A 30 MHz PSiP DC-DC converter with a co-packaged micro-inductor in a stacked 
configuration is reported in [25]. The micro-inductor is fabricated on a silicon substrate. The 
maximum measured efficiency is 71.7%. The power IC is wire-bonded in ceramic quad-flat-no-
leads (QFN) package. Wire-bonding is also used to connect the inductor to the lead-frame of 
the package. A SEM image of the converter is shown in figure 2.2a. 
Figure 2.2b shows a top view of the PSiP reported in [26]. The integration is achieved by 
realizing a solenoidal inductor using the PCB substrate and multiple bond-wires. Solenoidal 
inductors are then filled with ferrite epoxy composite glob to form a core. The power IC is 
fabricated using a 0.5 µm CMOS process and switching at 5 MHz. With input voltage of 5 V 
and an output voltage of 2.2 V, the measured efficiency was 52%. The low efficiency was due 
the power MOSFETs losses as they are not optimized for high switching frequency operation. 
In [27], A 200-µm thick spiral power inductor in silicon fabricated at a water level sandwiched 
by two layers of polymer–magnetic powder composite is used a substrate to form a PSiP. Extra 
layers of copper are added on tom and bottom for routing and enable the usage of the 
inductor as a surface-mountable packaging substrate. Through silicon vias (TSVs) are used 
connect the top and bottom copper layers. The converter is shown in figure 2.2c. A buck 
converter converting an input voltage of 3.3 V to 1.8 V at 500 mA load current achieved an 
efficiency of 80% when switching at 6 MHz. The converter size is reported to be 3 x 3 x 1.2 
mm3. 
A silicon interposer based buck converter is reported in [28]. The silicon interposer integrated 
a 15-µm thick spiral inductor and a metal-insulator-metal (MIM) capacitor with a thin film 
SrTiO3 dielectric material. The power IC is fabricated using a 0.18-µm CMOS process. A 
photomicrograph is presented in figure 2.2d. 
A 50 MHz integrated buck converter is reported in [29]. The inductor is realized using lead-
frame and bond-wires to form a spiral inductor. The maximum efficiency achieved was 76.8%. 
An interposer based, 8-phase, integrated buck converter is reported in  [30]. The inductor is 
fabricated on a silicon substrate. Although the reported work was limited to input voltage of 
1.8 V, it is useful to link this work to Ferric’s PVR reported in [31]. 
A Fully monolithically integrated 4.6 GHz DC-DC converter manufactured in a 0.15-µm GaN-
on-SiC process is reported in [32]. The converter topology is class -E2. Although the super-high 
switching frequency, the converter achieved a maximum efficiency of 48%. 
Table 2.3. summarizes some of the state of the art converters reported in the literature 
between years 2010-2016. It is noted that most of the research work is targeting PwrSoC but, 
only very few converters exist in the literature which can be called PwrSoC converters.  
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(a) (b) 
 
(c) (d) 
Figure 2.2: A variety of DC-DC converters reported in the literature 
(a) SEM image of the PSiP reported in [25] showing the stacked inductor 
(b) Top view of the converter reported in [26] before applying the ferrite epoxy glob core. 
(c) A photograph of a PSIP reported in [27] using an inductor in silicon as a substrate. 
(d) A photomicrograph of the passive silicon interposer reported in [28] 
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Chapter 3: High Frequency Power Semiconductor Devices 
 
High Frequency Power Semiconductor Devices 
 
Power semiconductor devices e.g. field effect transistors (FETs) and diodes are main 
components in modern switch mode power supplies. The design process for high power 
density converters is often leads to the selection of high switching frequency due to the 
advantages in terms of using smaller energy storage elements. For high input voltage 
converters, a special attention should be given to the selection of suitable power 
semiconductor devices to achieve a balance between conduction and switching losses. 
Another source of losses which sometimes dominate the losses in low power converter which 
is the gate charge related losses.  
Parasitic elements play a critical role in the converter performance. For example, MOSFET’s 
gate inductance may lead to substantial voltage ringing. This ringing may cause damage to the 
MOSFET especially devices designed with thin gate oxide layer. 
This chapter discusses power semiconductor devices under high frequency operation. A short 
review of modern semiconductor materials for power devices is shown in section 3.1 followed 
by investigation of commercial gallium nitride FETs in section 3.2. A custom layout design of 
super-junction MOSFET is shown and discussed in section 3.3. A capacitance characterization 
setup used to test the custom-layout designed device is discussed in section 3.4 followed by  
FETs and Diodes capacitance assessment using capacitor integral method in section 3.5. A 
simplified models for diodes and FETs is discussed in section 3.6 and finally, section 3.7 
summarizes the design consideration for choosing semiconductor devices for high frequency 
converters. 
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3.1 Review of Modern Semiconductor Power FETs and Materials 
The development of a controlled power switch started with bipolar junction transistors (BJTs) 
without latching unlike thyristors. BJTs are suffering from the need of continues base current 
for control, difficult to parallel, subjective to thermal runaway and second breakdown [33]. 
The power MOSFETs era started late 1970s enabling higher switching frequencies and 
triggering the switch-mode power supply development. Superjunction devices concept was 
introduced for the first time by Shirota and Kaneda to form a multilayer varactor featuring a 
highly nonlinear capacitance voltage characteristics [34]. Superjunction power MOSFETs and 
diodes were introduced in the 1980s and 1990s and commercialized by Infineon and 
STMicroelectronics in the late 1990s with their CoolMOS and MDMesh products respectively 
[35]. 
Advances in modern semiconductor power FETs structures and fabrication technologies 
allowed silicon-based devices to reach their theoretical limits. For further development, new 
materials and devices structures are needed to enhance breakdown voltages, switching speed 
and reliability [36]. Wide bandgap (WBG) devices developments have shown promising 
performance compared to silicon counterparts. WBG devices are still immature. It is predicted 
that further development will lead to even better devices. Physical characteristics of silicon 
and main WBG semiconductors are summarized in table 3-1. 
Material evaluation are usually performed using several figures of merits (FOMs). The most 
widely used FOMs are Johnson’s FOM, Baliga’s FOMs, Keyes FOM and Fujihira’s FOMs. A 
summary of calculated FOMs based on material properties are shown in Table 2.  
Johnson’s FOM (JFOM) or voltage-frequency product FOM [37] -introduced in 1966- reflects 
the quality of realized power transistors operating under high switching frequency conditions 
based on material properties. It can be calculated based on equation 3-1. 
 𝐽𝐹𝑂𝑀 =
𝐸௖ . 𝑣௦
2𝜋
 (3-1) 
Where 
𝐸௖ is the critical electrical field for breakdown in a specific semiconductor material. 
𝑣௦ is the saturated drift velocity. 
 
Keyes’s FOM [38]-introduced in 1972- considers the thermal limitations on the speed of 
semiconductor devices. This FOM can be calculated using equation 3-2. 
 
𝐾𝐹𝑂𝑀 = 𝜆. ൤
𝑐. 𝑣௦
4𝜋𝜖௥
൨
ଵ ଶ⁄
 (3-2) 
 
Where 
 𝜆 is the thermal conductivity of the material. 
𝑐 is the velocity of light. 
 𝜖௥ is the dielectric constant of the material. 
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The low frequency Baliga’s FOM (BFOMLF) [39] -introduced in 1982- indicates the effect of 
material properties upon vertical power FETs in terms of on-resistance. BFOM-LF can be 
calculated using equation 3-3. 
 𝐵𝐹𝑂𝑀௅ி = 𝜖௥. 𝜇. 𝐸௖ଷ (3-3) 
Where 
 𝜇 is the electron mobility of the material. 
Table 3.1: Physical properties for different semiconductor materials 
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Eg εr Ec µn µp λ Vsat Tm 
eV - kV/cm cm2/V.s cm2/V.s W/cm.K x107 cm/s oC 
Si  1.1 11.8 300 1500 600 1.5 1 1420 
Ge 0.66 16 100 3900 1900 0.58 0.6 937 
GaAs  1.4 12.8 400 8500 400 0.5 1 1240 
4H-SiC 3.3 10 3000 720 50 4.9 2 2830 
GaN 3.4 9.5 3000 1250 850 2.1 2.5 2500 
C 5.5 5.5 4000 1800 1200 20.9 2.5 4000 
Data collected from [35], [40]–[43] 
Table 3.2.: Calculated normalized figures of merits compared to silicon based on data from 
table 3.1. 
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JFOM KFOM BFOM-LF BFOM-HF µp λ 
V/s -     
Si  1 1 1 1 1 1 
Ge 0.2 0.26 0.13 0.29 0.39 0.29 
GaAs  1.33 0.32 14.57 10.07 10.93 10.07 
4H-SiC 20.00 5.02 406.78 48.00 40.68 48.00 
GaN 25.00 2.47 670.90 83.33 67.09 83.33 
C 33.33 32.27 1325.80 213.33 99.44 213.33 
 
The high frequency Baliga’s FOM (BFOMHF) is proposed in 1989 [44] to provide a way to 
evaluate how good the power devices will be when using different semiconductor materials. 
BFOMHF can be calculated using equation 3-4 [35].  
 𝐵𝐹𝑂𝑀ுி  ∝  𝜇. 𝐸ீଶ (3-4) 
 
During the past few years, it was reported that many silicon-based devices broke the silicon 
limit rule. This is due to that the limit of silicon is derived from conventional MOSFET 
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structures. To assess the effect for modern MOSFET structures like Superjunction devices, 
another figure of merit can be used. This figure of merit is known as Fujihira FOM which is 
proposed in 1997 [35], [45], [46]  and can be calculated as follows 
 𝐹𝑢𝑗𝑖ℎ𝑖𝑟𝑎ᇱ𝑠 𝐹𝑂𝑀௅ி  ∝  𝜇. 𝜖௥. 𝐸ீଶ (3-5) 
   
 𝐹𝑢𝑗𝑖ℎ𝑖𝑟𝑎ᇱ𝑠 𝐹𝑂𝑀ுி  ∝  𝜇. 𝐸ீଶ (3-6) 
 
On a device level - regardless of the manufacturing technology, structure, and materials – 
researchers historically used three different FOMs to compare the performance of switches. 
These three figures of merit are: 
 𝐹𝑂𝑀ଵ =  𝑄௚௧௢௧ . 𝑅௢௡ (3-7) 
 𝐹𝑂𝑀ଶ =  𝑄௚ௗ . 𝑅௢௡ (3-8) 
 𝐹𝑂𝑀ଷ =  𝑄௢௦௦. 𝑅௢௡ (3-9) 
Where 
 𝑅௢௡ is the on-resistance of a power FET 
 𝑄௚௧௢௧ is the total gate charge of a power FET 
 𝑄௚ௗ is the drain to gate charge of a power FET 
 𝑄௢௦௦ is the output charge of a power FET 
 
 
3.2 Commercial Enhancement-Mode Gallium Nitride FETs  
Based on the application, these FOMs –mentioned in section 3.1- are beneficial to pre-judge 
the performance of a switch in the circuit. For example, in hard-switched SMPS, where the 
switching loss might be a point of interest. The designer might look at different devices with 
a comparable on-resistance. FOM3 is an important parameter to look at for selecting the 
device with the best performance in terms of switching losses. FOM2 is important in high 
frequency applications where the induced 𝑑𝑣/𝑑𝑡 is crucial to avoid circuit malfunction due to 
the induced current through 𝐶௚ௗ. This induced current might lead to false turn-on of the 
switch causing a shoot-though problem. Depending of the severity of the shoot-though, a 
reduced efficiency might be the price to pay. In other cases, the switch can be damaged. FOM1 
can be used to compare devices with similar on-resistance in terms of the gate driver loss in 
case of conventional (hard switched) gate driver. The gate driver loss in this case is dictating 
the switching frequency limit. 
A study was made in [47] -Appendix I- comparing the FOMs for both commercial gallium 
nitride FETs and commercial silicon MOSFETs at different ratings of drain to source voltage. 
The results of the study are shown in figure 3.1. which clearly show the superiority of GaN 
FETs at all voltage levels. Since not all manufactures specify Qoss in the datasheet, it is hard to 
get accurate information to plot FOM3. 
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(a)  (b)  
 
Figure 3.1:  Summary of GaN vs. Si FETs figure of merits [47], Appendix A-C1. 
(a) Summary of high voltage FETs FOM1 (𝐐𝐠𝐭𝐨𝐭. 𝐑𝐎𝐍) 
(b) Summary of high voltage FETs FOM2 (𝐐𝐠𝐝. 𝐑𝐎𝐍) 
 
3.3 Custom Layout Design of Lateral Super-Junction MOSFET 
Superjunction FETs break the historical theoretical limits of unipolar devices [48]. The 
Superjunction concept can be used in many devices such as lateral MOSFETs, Schottky diodes 
or even IGBTs [35]. Figure 3.2 shows a graphical representation of the specific on-resistance 
versus breakdown voltage where Superjunction silicon devices project better characteristics 
compared to traditional unipolar silicon devices above breakdown voltage of approximately 
50 V. 
 
Figure 3.2: Theoretical limits of specific on-resistance versus breakdown voltage for 
conventional unipolar silicon and wide-bandgap vertical devices versus a Si Superjunction 
[35]. 
In general, there are two categories of power devices, vertical and lateral. Vertical devices are 
formed through the wafer where both sides of the wafer are used as connection terminals of 
the power devices [49]. So, this technology is suitable for discrete power devices. Some 
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vertical devices can be constructed in a planer manner where the vertical current is collected 
by a highly doped buried layer to the top surface of the wafer [50], [51].  On the other hand, 
lateral power devices can be formed on the surface of a wafer where different flavors of 
devices can be designed in [52]–[54]. This kind of devices is suitable for monolithically 
integrated power supplies.  
Superjunction MOSFETs were reported by many researchers to have promising performance 
compared to other MOSFET structures such as lateral double-diffused MOSFETs (LDMOSFETs) 
– as shown in figure 3.3a – and lateral insulated gate bipolar transistors (LIGBT) [49], [52], [55]. 
A super junction structure can be achieved by side-by-side or stacked n- and p- regions. This 
is manly to reduce the peak electric field and make it uniform. This concept allows shrinking 
the drift regions and achieves smaller devices. A simplified construction of super-junction 
MOSFET on a SOI substrate is shown in figure 3.3b.  
Superjunction device structure is selected due to its better specific resistances (Rsp) and 
enhanced switching performance. For high frequency operation, lower gate resistance, and 
reduced metallization resistances and inductances have great importance. Metallization 
structure is designed to assure uniform current flow through the power MOSFET units. 
(a)  (b) 
Figure 3.3: Two different 3D view of high voltage MOSFETs on a SOI process. 
(a) laterally diffused MOSFET (LD-MOSFET) 
(b) Superjunction MOSFET (SJ-MOSFET) 
 
A multi-finger approach metallization is used, and simplified layout drawings are shown in 
figure 3.4.  Five metal layers are used to construct the connections. The base cell – figure 3.4b 
- contains metallization from METAL-1 up to METAL-3. At this level all devices located in the 
X-axis (in the same raw) are connected through METAL-3. The Y-axis drain, and source 
connections are constructed trough METAL-4.  The PAD openings are placed on top of the 
active device to reduce the routing parasitic elements. The PADs are designed for both wire 
bonding and stud-bumping rules for flip-chip die attach. A photomicrograph of the 
manufactured and wire-bonded die is shown in figure 3.5. This device is used for small signal 
characterization afterwards. 
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(a) (b) 
Figure 3.4: Metallization structure of the power MOSFET. 
(a) shows the metallization structure from the bonding pads down to METAL-4. Vias are not 
shown for easy explanation. 
(b) shows the metallization structure from METAL-3 down to METAL-1 for two units of the 
MOSFET. 
 
 
 
Figure 3.5: A 140 V, 1.2 Ω SJ-MOSFET Photomicrograph (cropped from the test chip) 
 
3.4 Small-Signal Characterization Setup 
Semiconductor device’s parasitic capacitances can be measured using an impedance analyzer. 
Some impedance analyzers have an internal bias source, but it usually has a limited voltage 
range. Furthermore, the impendence analyzer’s ports have some restricted voltage ranges for 
the bias voltage. For example, an Agilent 4294A precision impedance analyzer can source up 
to 40 V from its integrated voltage source and its ports can handle DC bias voltages up to 42 
V. 
As it is important to measure device’s capacitances and resistances, a custom characterization 
setup is designed to be able to extract device capacitance under high voltage bias conditions. 
The setup is built on the idea of using two separated loops for measuring a specific device 
capacitance. The setup circuit diagrams are shown in figure 3.6 in three different 
configurations to test output capacitance (COSS), input capacitance (CiSS), and miller 
capacitance (CRSS) of a transistor. The guard terminal of the impedance analyzer must be used 
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when performing in-circuit measurement to reduce the parallel impedance effects which 
crucial in case of the measurements for CRSS. The guard terminal is the circuit common (i.e. the 
shield of the all coaxial connectors of the impedance analyzer) [56]. 
The first loop is the bias loop which is used to set the DC bias voltage – drain to source voltage 
in this case -. This loop has high AC impedance at the test frequency. The second loop is the 
test-signal loop that represents an AC coupled port where the impedance analyzer is 
connected. To measure the input capacitance, and optional capacitor (C3) represents a low 
impedance for the AC signal to avoid the influence of output capacitance on the 
measurements. 
A generic test PCB design, manufactured, and tested using a reference device. The setup is 
shown in figure 3.7. The test setup consists of a motherboard and four daughter boards. The 
daughter boards are designed with a similar layout. Three of the daughter boards are used for 
calibration (Short circuit, open circuit, and 50 Ω load). The fourth board is to solder the device-
under-test on. 
 
(a)  
 
(b)  
 
(c)  
Figure 3.6: Characterization circuits for MOSFET capacitances 
(a) Output capacitance (COSS) measurements setup 
(b) Input capacitance (CISS) measurements setup 
(c) Miller Capacitance (CRSS) measurements setup 
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Figure 3.7: Power Transistor Characterization Board  
(Together with the calibration daughter boards) 
 
3.5 Semiconductor devices measurement results and assessment 
For system level simulation, modeling the non-linear capacitances of diodes and transistors 
results in prolongation of the simulation time. A linear capacitor may be used in this case by 
inserting an equivalent capacitance of the non-linear capacitor at the operation voltage.  
The value of the linear capacitor can be found by integrating the capacitance curve to obtain 
the charge as a function of the voltage curve Q(𝑉). This can be done using equation 3-10. 
Alternatively, the charge curve can be obtain numerically using equation 3-11 when the 
characterization data is available and by choosing  ο𝑉  to be a small value (10-100 mV) and  𝐶௜ 
is the interpolated capacitance value at a specific voltage V.  
 
Q(𝑉) =  න 𝐶(𝑣). 𝑑𝑣
௏
଴
 (3-10) 
 
Q(𝑉) =  ෍[𝐶௜. ο𝑉]
௏
଴
 (3-11) 
Then, a linear capacitor can be found using equation 3-12 at the operating voltage. The charge 
curve can also be used to compare diodes. 
 C =  Q Vൗ  (3-12) 
 Diodes 
Diode capacitance is a non-linear function of the bias voltage. Figure 3.8 shows the measured 
capacitance of two 60 V diodes which are used in VHF converters in chapters 5 and 6. The 
measurements are performed using an Agilent 4294A precision impedance analyzer. The test 
signal has a frequency of 1 MHz and the bias voltage is swept from 0 V up to 40 V. The resulting 
capacitance-versus-voltage curve shows a highly non-linear function and shown in subfigure 
3.7a. This non-linearity makes it hard for fast assessment of the switching performance of 
diodes in a certain application. The charge versus voltage curve is extracted using the method 
presented previously. The PMEG6010ER diode capacitance can be assumed to be 37 pF (1500 
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pC / 40 V) in system level simulations or calculations during the design phase. On the other 
hand, the MBR0560 diode can be assumed to be 10 pF (400 pC / 40 V). 
(a) (b) 
 
Figure 3.8: Small signal characterization for two diodes 
(a) Capacitance versus voltage curve for two 60 V diodes 
(b) Capacitance integral (charge) versus voltage 
 
 Transistors 
The setup described in section 3.4 is used to measure the Superjunction MOSFET presented 
in section 3.3. The measurements are carried out using an Agilent 4294A precision impedance 
analyzer at 1 MHz. The results are summarized in figure 3.9a. The same method of extracting 
the charge curve is applied to COSS and the results are presented in figure 3.9b  
(a) (b) 
Figure 3.9. Small signal capacitances measurement results of the fabricated device. 
(a)Input, miller, and output capacitances 
(b)Calculated output charge as a function of drain-to-source voltage    
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3.6 Power switch parasitic elements for HF and VHF operation 
Simulating switching circuits is a time-consuming process. Therefore, a simplified model can 
be used to approximate the behavior of a power switch. A simplified model for a power FET is 
shown in figure 2.10a. The model consists of an ideal FET (MIDL) with a series resistance (RON) 
represents the on-resistance. Parasitic capacitances exist between each terminal and the 
other. ROFF represents the equivalent series resistance of the output capacitance of the FET 
modeled in series with the drain to source capacitance. The equivalent-series-resistance of 
the gate RG consists of the internal gate resistance and other resistances related to the 
metallization, wire-bonding, other connections of the power FET. LD, LS, and LG are the 
equivalent-series-inductances of connections between the semiconductor device to the 
package for drain, source and gate respectively. 
Diodes can be modeled as shown in figure 3.10b.  Diode series resistance contributes to the 
conduction losses of a diode. When a diode is used in very high frequency converters, the 
diode inductance can increase the forward voltage of a diode significantly during switching on 
the device that leads to excessive losses.  
  
a b 
Figure 3.10:  Simplified circuit for parasitic elements associated with a power switch 
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3.7 Summary 
This chapter discusses very important components in power electronics converters. A review 
of power semiconductor materials and devices is presented followed by figure-of merits 
comparison of two commonly used semiconductor devices, silicon and gallium nitride devices. 
The emerging gallium nitride power devices technology showed at least one order of 
magnitude better FOM1 and FOM2 for voltages above 100 V. Furthermore, a custom designed 
layout of a lateral Superjunction MOSFET is presented and device capacitances 
characterization method and results are reported. The Superjunction MOSFETs are mainly 
designed as a step towards potential integration of a self-oscillating gate driver-based 
resonant DC-DC converter [57]–[60]. It is important to mention that custom layout design of 
power transistors is beneficial to get the right on-resistance and capacitance needed for a 
specific application. 
Based on the study made throughout this chapter, converter design choices are made as 
follows: 
 For HF and VHF converter (3 MHz – 300 MHz),  
- Silicon devices must be combined with a gate driver topology that enables gate charge 
recovery (e.g. self-oscillating gate driver or any other resonant type gate driver 
circuits). 
- Gallium nitride devices can be driven using conventional gate drivers thanks to the 
excellent FOM1 and FOM2. 
- For both silicon and gallium nitride devices, soft-switching topologies must be used to 
avoid failure of the device due to excessive switching losses. 
 For medium and lower frequency converter (less than 3 MHz). 
- Conventional gate drivers can be used for both gallium nitride and silicon devices. 
- Efficiency points can be gained by using resonant gate driver topologies targeting 
higher efficiency systems. On the other hand, complexity of the design increases and 
freedom of choosing a proper control technique decreases. 
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Inductors for PSiP and PwrSoC 
 
Since the early beginning of using switch mode power supplies, it was obvious that the higher 
the switching frequency, the smaller the converters will be, because of the shrinking size of 
the energy storage components such as inductors, capacitors. Inductors are by far the 
dominating components in size and weight. Efficiency and thermal penalties are the limiting 
parameters for pushing the switching frequency to higher values. To develop such small power 
converters, high frequency magnetic materials and innovative designs are needed. 
This chapter focuses on inductor designs suitable for PSiP and PwrSoC integration. An 
overview of the state of the art inductor designs is presented in section 4.1, followed by a 
study of the various inductor designs selected and used throughout the rest of the thesis in 
section 4.2.  
Finally, various custom designs of micro-fabricated in-silicon inductors are discussed for usage 
in the various prototypes which will be presented in chapter 5. 
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4.1 State of the art inductors 
Inductors for HF and VHF integrated converters can be categorized into three types. The first 
category is substrate embedded inductors where the same converter’s substrate is utilized to 
construct the magnetic structure. The substrate can be a PCB, a semiconductor, or even a 
lead-frame. 
Figure 4.1 shows some examples of substrate embedded inductors. An on-silicon 1.2 µH 
inductor with a race-track winding structure and a magnetic core is shown in subfigure 4.1a. 
The quality factor of this inductor is 15.1 for a foot print of 50 mm2 [61]. The magnetic core 
material is Co-Zr-O. In subfigure 4.1b, a 390 nH thick-copper spiral inductor is manufactured 
on a silicon substrate and then sandwiched by two magnetic layers made of NiZn powder and 
polydimethylsiloxane (PDMS) mixture. The quality factor of this inductor is around 10 [27]. A 
toroidal inductor is silicon is shown in subfigure 4.1c. The 3-D inductors with 25 turns and a 
diameter of 6 mm achieved a maximum inductance of 60 nH, and quality factors of 17.5 [62].  
An example of in-silicon toroidal inductors manufactured at Technical University of Denmark 
is shown subfigure 4.1d. A 44.6 nH inductor achieved a quality factor of 13 with a footprint of 
16 mm2. Variations of this inductor are reported in [63]–[68]. Subfigure 4.1e shows a 4.7 μH 
6-layers PCB-integrated inductor windings and core structures in 100 mm2 footprint. Although 
the quality factor is not disclosed, the inductor is tested in a DC-DC converter with input 
voltages up to 7.22 V and delivering 500 mA to the load at 3.3 V. The efficiency of the converter 
peaks at 71 % and increases to 81 % when the input voltage decreased to 5 V at 1 MHz [69]. 
Finally, toroidal-shaped inductor embedded in PCBs are reported in [70] in shielded and 
unshielded configurations.  
The second category of integrated inductors uses the packaging tools and standard materials 
to form an inductor. For example, different inductors can be realized using wire-bonding 
techniques. In other examples, a combination of substrate and wire-bonds can be used to 
form inductors. A lead-frame can also be custom designed to form an inductor as shown in  
[71]. 
Subfigure 4.2a shows a 4-turn 18 nH square spiral inductor constructed using bond-wires. The 
inductor is used in a buck converter with an input voltage range of 3 V to 4 V and an output 
voltage range of 1.5 V to 2.1 V. The switching frequency is between 20 MHz to 140 MHz, 
achieving a peak efficiency of 65 % when delivering 270 mW of power and output voltage of 
1.8 V [72]. Subfigure 4.2b shows a spiral inductor constructed using lead-frame and bond-
wires. The inductor is used in a fully integrated buck converter. The maximum efficiency of 
the converter is 76.8 %  for 2.5 V to 1.8 V conversion ratio, while providing a load current of 
250 mA and switching at 50 MHz [29]. The lead-frame can be used to realize an inductor as 
reported in [71] or part of the inductor windings as shown in subfigure 4.2c [73].  
Finally, the third category, is surface-mounted discrete inductors (e.g. multilayer inductors 
[74] or any other discreate inductors) that can be co-packaged with a power integrated circuit 
to form a PSIP. 
 
 Chapter 4: Inductors for PSiP and PwrSoC 
 
29 
 
In terms of magnetic materials, a detailed study is presented in [75]. A variety of materials can 
be used for high frequency operation. For example NiFe ,NiZn , NiFeCo, CoZrO and other 
materials are reported to be used for frequencies higher than 5 MHz.  
   
(a) (b) (c) 
   
 
 
 
(d) (e) (f) 
 
Figure 4.1: Examples for substrate-embedded inductors  
(a) Race-track inductor structure on silicon [61] 
(b) Spiral inductor in-silicon [27] 
(c) Toroidal inductor in-silicon [62] 
(d) Air-core toroidal inductor in-silicon [68] 
(e) PCB-integrated spiral inductor [69] 
(f) PCB-embedded toroidal inductor [70] 
 
 
   
(a) (b) (c) 
 
Figure 4.2: Examples for substrate embedded inductors  
(a) Bond-wires spiral inductor [72] 
(b) Combined bond-wires and lead-frame spiral inductor [29] 
(c) Lead-frame-based solenoid inductor [73] 
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4.2 Inductors Selection for HF and VHF converters 
 
In this section, an introduction about the inductor suitable for HF and VHF converters is 
presented starting from chip inductors followed by ceramic-core inductors. PCB inductors and 
in-silicon inductors are discussed afterwards. 
 Chip Inductors 
Multilayer inductors are one type of chip inductors heavily used in low-current low-voltage 
DC-DC converters. For applications like mobile devices, many low voltage rails are required to 
support the increasing integrated functionality. Multilayer inductors are made by printing 
electrodes on magnetic sheets and stacking them to form the inductor [76]. This type of 
inductors can be as small as 1.0 mm x 0.5 mm x 0.7 mm package [77]. Multilayer inductors can 
be co-packaged with a power IC to form a PSiP. Integration methods can be done by stacking, 
side-by-side placement or embedding methods as shown in figure 4.3. 
 
Figure 4.3: PSiP packaging techniques using chip inductors [78] 
Although chip inductors have very small sizes, they suffer from high inductance non-linearity, 
and low-to-medium voltage breakdown [79]. In addition, the magnetic materials used in this 
type of inductors target hard switched applications where minimized AC current flows in the 
windings.  
 
 Ceramic-core solenoid Inductors 
Ceramic-core solenoid inductor are available from different manufacturers. The ceramic core 
helps the cooling of the winding and enables very high frequency operation. With quality 
factors above 50 in the VHF spectrum, this type of inductors provides superior performance. 
Ceramic materials have very low thermal expansion coefficient which makes the inductors 
more mechanically stable at high temperatures. The mechanical stability also reflects very low 
inductance variation over temperature. 
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(a) (b) 
Figure 4.4: Ceramic-core solenoid inductors for HF and VHF operation [80] 
(a) A photo for ceramic-core inductor from Coilcraft’s HA403X series 
(b) Typical quality factors versus frequency for Coilcraft’s HA403X series 
 
 PCB spiral Inductors 
Printed circuit board (PCB) spiral air-core inductors can be used in many applications, e.g. RF 
circuits [81] and power electronics circuits [69], [82]. With the use of multilayer PCB as a 
substrate for PSIP-integrated supplies, PCB spirals can be used as an embedded substrate 
inductor. The inductor windings manufactured by PCB machines are more precise and 
consistent, yielding inductor designs with highly controllable and predictable parasitic 
parameters [83]. Furthermore, the inductors can be optimized freely to achieve better 
thermal management, which leads to lower losses [84].  
The frequency dependence of a PCB inductor must be considered under higher frequencies. 
The eddy current effect at high frequencies dramatically increases the resistance of a multi-
turn spiral inductor winding. Current crowding is studied through approximate analytical 
modelling in [85]. Electromagnetic interference (EMI) is also of concern in the PCB air core 
inductor working under multi-megahertz power converters [86]. Unwanted stray magnetic 
ﬁelds can readily couple to near-by structures. It is well known that the addition of magnetics 
core plates to either side of the PCB winding provides enhancement of inductance values, and 
reduction of EMI problem [83]. 
Two spiral inductors were investigated for potential use in a buck converter topology. A 
perspective view of these to inductors are shown in figure 4.5.  
A summary of small signal characterization is presented in figure 4.6 for the ring spiral 
structure. Characterisation results show a good agreement with the three-dimensional finite-
element-analysis-based simulations (FEA) using Ansys Maxwell software.  The square-spiral 
inductor is also characterized and simulated. The results are summarized in figure 4.7. The 
square-spiral has 75% higher inductance per area and a higher quality factor. More 
information about testing this type of inductor in a 10 MHz buck converter topology can be 
found in [87], Appendix A-C4. It is noted also that the designed PCB inductors have comparable 
quality factors with the commercial ceramic core inductors at 10 MHz. 
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(a) (b) 
Figure 4.5: two-layer spiral inductors manufactured on an 80µm thick core flexible PCB 
(a) A 12 mm x 12 mm ring spiral inductor 
(b) A 12 mm x 12 mm square spiral inductor 
 
  
(a) (b) 
Figure 4.6: Finite element (FEA) simulations and Measurements results of the ring-type 
spiral inductor. 
(a) Inductance versus frequency 
(b) Equivalent series resistance versus frequency 
 
  
(a) (b) 
Figure 4.7: Finite element (FEA) simulations and Measurements results of the square-type 
spiral inductor. 
(a) Inductance versus frequency 
(b) Equivalent series resistance versus frequency 
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 Micro-fabricated Toroidal Inductors in Silicon 
Inductor micro-fabrication technology is a key technology on the way to achieve a fully 
integrated PwrSoC. A variety of inductors manufactured at Technical University of Denmark is 
shown in figure 4.8. All the inductors have toroidal structure. The air-core inductor shown in 
subfigure 4.8a is tested in a VHF converter which will be presented in chapter 5. The silicon 
core inductor shown in subfigure 4.8b is compared to the air-core inductor in a small-signal 
characterization setup and in a VHF converter. The test results of the converter show better 
behaviour, in term of losses, for the air-core inductor. Additionally, two types of core materials 
were introduced to fill the hollow structure of the air-core inductor to enhance the inductance 
per area as shown in subfigure 4.8c and 4.8d.  
Small signal characterization is performed on the four MEMS inductors and the results for the 
silicon core and air core are presented in figure 4.9. Both inductors have a footprint of 9 mm2 
and a thickness of 350 µm. Although, the inductance for both devices are almost the same, 
the quality factor of an air-core inductor is 47 % higher than a silicon-core inductor. The peak 
of the quality factor for air-core inductors is 13.3 at 33 MHz compared to a quality factor of 9 
at 20 MHz for the silicon-core inductors. 
 
  
(a) (b) 
  
(c) (d) 
Figure 4.8: Examples of the toroidal inductors manufactured at Technical University of 
Denmark 
(a) Air-core inductor 
(b) Silicon-core inductor 
(c) Magnetic-core inductor filled with NiZn-PDMS mixture 
(d) Novel magnetic core inductor 
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A smaller footprint (5.6 mm2) and thinner (280 µm) inductor is filled with NiZn Ferrite material 
mixed with Polydimethylsiloxane (PDMS) is shown in subfigure 4.8c. In subfigure 4.8d, a small 
footprint inductor filled with a Novel-material is presented. Small-signal characterization for 
the NiZn-core inductor is performed and presented in figure 4.10. The inductor has a peak 
quality factor of 14.3 at 12.5 MHz.  
 
Figure 4.9: Small signal characterization results of the air-core and silicon core inductors. 
 
 
Figure 4.10: Small signal characterization results of the NiZn-PDMS magnetic-core inductor 
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4.3 Summary  
In this chapter, a variety of inductors was investigated for the potential use in HF and VHF PSiP 
and PwrSoC converters. For PSiP integration, multilayer chip inductors are suitable for low 
voltage converters integration as reported in the state of the art products in section 4.2.1. For 
high voltage HF and VHF PSiP converters, air-core inductors (including ceramic-core and PCB 
embedded inductors) are investigated. A comparison of the designed PCB inductors and 
alternative state-of-the-art PCB inductors is presented in table 4.1. 
MEMS inductors are presented for potential use in PSiP and PwrSoC converters. A variety of 
sample inductors designed and manufactured in collaboration with colleagues at Technical 
University of Denmark show promising results. A comparison between DTU inductors and the 
state of the art inductors is reported in [66] and presented in table 4.2. 
A summary of all the MEMS inductors selected for validation in prototypes are presented in 
table 4.3. A toroidal inductor filled with material-N has slightly lower inductance and quality 
factors. The main advantage of material-N-based inductor is that it has a stable inductance 
value versus DC current bias. The inductance changes only by 1.2 % compared to 13.8 % 
inductance drop for the NiZn-PDMS magnetic core inductor at a bias current of 1.2 A [66]. 
Design choices based on this study: 
 As a part of the resonant circuit, multilayer inductors are not suitable for HF and VHF high-
voltage converters, where soft-switching is a must. This is due to their excessive core-
losses and limited terminal voltage. 
 A suitable application of multilayer inductors in HF and VHF circuits is to be used as a 
choke, where high inductance is needed, and minimal AC current is passing through the 
choke. 
 Ceramic-core inductors can be used in HF and VHF converters due to their high-quality 
factors. 
 PCB inductors can be used in HF and VHF converters due to their high-quality factor and 
customizable inductances and footprints. 
 Since MEMS inductors have the potential for on die integration, they will be demonstrated 
in multiple converter topologies depending on the inductance value and the core 
materials in chapter 5.  
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Table 4.1: State of the art PCB-embedded inductors at 10 MHz 
 
Type 
L Max. Q 
@ 
Frequency 
Q 
@ 
10 MHz 
Thickness Area 
(nH) mm mm2 
[88] Toroidal 52 149 10 1.6 222 
[89] Toroidal 240 -- ~ 60 1.5 2826 
[70] Toroidal 180 -- -- 3.4 48 
[70] Toroidal 165 -- -- 3.4 48 
This Work Spiral 223 -- 26 0.15 144 
This Work Spiral 393 -- 33 0.15 144 
 
Table 4.2: Small-signal performance of TSV air-core and magnetic-core toroidal MEMS 
inductors compared to the prior works [66]. 
 
Table 4.3: Summary of Micro-fabricated in-silicon toroidal inductors chosen for the converters 
presented in chapter 5. 
  Inductor 
A 
Inductor 
B 
Inductor 
C 
Inductor 
D 
Publication   [65], [68], [90] [65], [68], [90] Appendix A-J1 Unpublished 
Converter 
Topology  
 Class-E Derived 
Boost 
Class-E Derived 
Boost ZVS Buck ZVS Buck 
Winding 
Structure 
 Toroidal Toroidal Toroidal Toroidal 
Thickness  µm 350 350 280 280 
Area mm2 9 9 5.6 5.6 
Core  Silicon Air NiZn + PDMS Material N* 
Inductance nH 44.6 43.7 85 80.9 
Peak Quality 
Factor 
 9 
@ 20 MHz 
13.3 
@ 33 MHz 
14.3 
@ 12.5 MHz 
13.1 
@ 19 MHz 
* Material N is a confidential magnetic material mixed with PDMS. 
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Topologies 
 
Seeking integration of power converter is usually lead to the usage of high or very high 
switching frequency. The selection between hard-switched converters and soft switches 
converter is no longer a choice at least with medium and high input voltages. This is due to 
the prohibitively lossy behaviour of power switches when combining both high voltage and 
high frequency switching.  
This chapter summarizes the topologies which are investigated for potential integration in a 
PSIP or a PwrSoC. The criteria for selecting topologies are the ability to operate in soft-
switching regimes, wide input range, and fewer power components count. Four topologies 
are designed, simulated, tested. These four topologies are quasi-square zero-voltage 
switching buck converter, high-bridge soft-switching resonant converter, class-E resonant 
converter, and finally class-E derived boost converter. 
A special focus on the emerging gallium nitride FETs and silicon Superjunction along with 
ceramic-core inductors and MEMS inductors manufactured at DTU. 
A variety of converter based on Quasi-Square-Wave Zero-Voltage-Switching Buck Converter 
topology is summarized in section 5.1 followed by three different types of resonant converters 
in section 5.2. These three types of resonant converters are class-DE series-resonant 
converter, Class-E series-resonant converter, and finally, class-E derived boost converter. 
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5.1. Quasi-Square-Wave Zero-Voltage-Switching Buck Converter 
Quasi-Square-Wave Zero-Voltage-Switching (QSW-ZVS) buck converter is a variant of the 
traditional buck converter – with the same components count – designed to work at high 
inductor ripple current.  A typical QSW-ZVS buck converter schematic is shown in figure 5.1. 
The inductor ripple current is designed in a way which assures negative inductor current exists 
at any loading conditions. With an inductor current of a dual-polarity, this current is used to 
charge or discharge the output capacitance of the switches. The turn-on timing of the switches 
is adjusted to achieve soft switching.  
 
 
Figure 5.1: A typical buck converter schematic. 
 
 
Typical QWS-ZVS buck converter waveforms are shown in figure 5.1. the switching period is 
divided into four subperiods.  
 Sub-Period 1 [T1’ and T1”]:  
In this sub-period, the low side switch (Q2) is fully ON and the high side switch (Q1)  is OFF. 
The switching node voltage equals the voltage drop across Q2. The inductor current is 
decreasing less than zero at this period.  
 
 Sub-Period 2 [T2]:  
This sub-period starts when the duty cycle signal forces Q2 to turn off. The voltage across 
Q2 starts to rise due to the negative inductor current is charging its output capacitance 
and the voltage across Q1 is falling to zero. When the voltage across Q1 reaches zero, the 
Q1 driver turns Q1 on. 
 
 Sub-Period 3 [T3]:  
In this sub-period, Q2 is OFF and the Q1 is ON. The switching node voltage is equal to the 
voltage drop across Q1 subtracted from the input Voltage. The inductor current is rising to 
its maximum value at the end of duty cycle. 
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 Sub-Period 4 [T4]: 
The driver forces Q1 to switch OFF. The positive direction inductor current quickly 
discharge the capacitances connected to the switching node. The voltage at switching 
node drops to zero. When the voltage across Q2 reaches zero, the low side driver forces 
Q2 to turn-on. 
 
 
Figure 5.2: Typical Loaded QSW-ZVS Buck converter Waveforms 
 
A variety of buck converter prototypes are designed, simulated, tested, and reported in [47], 
[87], [91].  This topology is used in the converters summarized in sections 5.1.1 and 5.1.2 
where different input voltage ratings and switching frequencies. The topology shows the 
ability of switching at high frequency and processing energy at medium input voltages at the 
same time which is not possible with hard-switched buck converters. 
It is also noted that this topology requires a special control circuit to optimize the dead-time. 
This will lead to even high efficiency and improving the thermal behaviour of the circuit. 
Conventional pulse-width-modulation (PWM) or burst-mode control techniques can be used 
to control the output voltage of this topology.  
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 Medium-Voltage Power Stage Module 
The power stage is designed to operate at high frequency up to 12 MHz. The module 
integrates two 100 V rated eGaN FETs driven by a high frequency half bridge gate driver and 
an air-core inductor. More information about the internal components can be found in [91], 
Appendix A-C7. 
Two variants of the module are designed. Variant 1 uses a 390 nH ceramic-core inductor and 
is used for input voltages below 60 V. Variant 2 uses 1 µH ceramic-core inductor and is used 
for input voltages greater than 60 V and up to 80 V. 
The circuit is simulated using LTSPICE software. Variant 1 simulation results are shown in 
figure 5.3. The input voltage for this simulation is 40 V, the output voltage is 13 V, and output 
power is 12 W. The converter is switching at 7 MHz. The first subplot shows the switching 
node voltage and the inductor current. A 600-mA negative current can be observed from the 
simulations which is used to charge the capacitances connected the switching node, mainly 
the output capacitances of the GaN FETs. The second subplot shows the gate-to-source 
voltages of the two GaN FETs. As it can be observed, asymmetrical dead-time is introduced to 
achieve soft-switching operation and minimize the reverse conduction loss, which is similar to 
body diode conduction for silicon FETs. The power stage simulated waveforms under no-load 
condition are shown in figure 5.4. In this case, the introduced dead-time is symmetrical and 
short. This is to avoid extra losses due to reverse conduction for the GaN FETs. It is possible to 
keep the dead-time fixed and optimized for heavy-load condition, instead of implementing a 
variable dead-time controller. This will ensure soft switching operation at heavy loads but will 
result in lower efficiency at light loads. 
 
Figure 5.3: Simulated waveforms of QSW-ZVS buck power stage under loading condition 
and switching at 7 MHz switching frequency. 
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Figure 5.4: Simulated waveforms of power stage under loading condition and switching at 
7 MHz switching frequency. 
 
The modules are assembled on high-glass-transition (high Tg) 0.6 mm FR4 substrate. Figure 
5.5 shows one of these prototypes where GaN FETs, gate driver, Inductor, Input capacitor and 
output capacitors are mounted on one side of the substrate. The other side of the substrate 
is configured to form a 70-pin package for connections to the application board. The finished 
size of the module is 9 mm x 12 mm x 4.7 mm. 
 
 
Figure 5.5: QSW-ZVS Buck converter power stage module.  
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The power stage module is mounted on a test board and the Input signals for the gate driver 
are supplied via a function generator. The thermal behaviour of the power stage is monitored 
continuously during the testing. The load is emulated by an electronic load. A thermal 
photograph of variant 1 of the module at maximum output power is shown in figure 5.6. The 
thermal image shows a peak temperature of 81.4 OC on the surface of the inductor. The 
switches are showing 59 O, and the gate driver temperature is 65 OC. 
 
 
Figure 5.6: A thermal photograph of variant 1 of the power stage module at maximum load. 
 
Efficiency curves is extracted and shown in figure 5.7. for a fixed dead-time circuit optimized 
at heave load conditions. Variant 1 is used when the input voltage is set to 40 V, output voltage 
is 14.5 ± 1 V, switching frequency is 7 MHz.  Variant 2 is used to when the input voltage is set 
to 80 V, output voltage is 14.6 ± 1 V, and the switching frequency is 5 MHz. Additionally, 
variant 2 is tested with input voltage of 60 V, output voltage is 12.5 ± 1.5 V, and switching 
frequency of 8 MHz. The maximum efficiency measured to be 88.6 %  
 
Figure 5.7: Efficiency versus output power of the power stage modules.  
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 QSW-ZVS Buck Converter for large signal testing of inductors. 
Testing large-signal behaviour of integrated inductors can be done in two different ways. The 
first widely-used technique is to use a power amplifier to inject sinusoidal currents into the 
inductor-under-test and then measure the inductor parameters like equivalent inductance, 
losses, and power handling capabilities of the device. The second approach is to design a 
generic setup where the inductor-under-test can be inserted and subject to non-sinusoidal 
current shapes (triangulate current wave with a DC bias in case of buck converters). The 
second approach is revealing more about the inductor behaviour with adding the harmonics 
to the current waveforms. It also gives accurate results on how the device will behave in the 
final converter. 
A. PCB Ring-Spiral Test-Circuit  
A 5 W eGaN-based buck converter is designed to test the ring-spiral inductor described in 
chapter 4. This converter is reported in [87], Appendix A-C4. The converter has an input 
voltage up to 24 V and switching at 10 MHz. the ring-spiral is then soldered in the circuit and 
tested with different loading conditions. The converter achieved a peak efficiency of 85% 
converting a 12 V input voltage to 5 V output voltage and up to 1 A of load current. More 
results of this converter can be found in Appendix A-C4. 
B. MEMS Inductor Test-Circuit  
A similar eGaN-based test buck converter is designed to test MEMS fabricated 
inductors with embedded magnetic cores. This converter is reported in Appendix A-J1. 
The converter can switch at frequencies up-to 12 MHz with input voltages up-to 24 V. 
An enhanced design of the converter is shown in figure 5.8. The enhanced incorporates 
exchangeable dead-time generation or dead-time automatic control based on board-on-
board (BoB) surface mounted assembly technique.  
 
 
Figure 5.8: QSW-ZVS buck converter for testing MEMS inductors 
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5.2 Resonant Power Converters 
Resonant converters are converters relying on exciting a resonant network to achieve the 
desired power processing. Resonant DC-DC converters fundamentally consist of three stages 
a switching circuit, a resonant network and a rectifier circuit. A block diagram of the basic 
resonant DC-DC converter is shown in figure 5.9. 
 
Figure 5.9: Basic block diagram of resonant converters 
 
The first stage the switching circuit- is to convert the DC input to an AC output. The second 
stage is the resonant circuit which can be modelled as an AC to AC conversion stage. 
Combining the first and the second stages, results in an inverter circuit which converts a DC 
input to a desired level AC output. The third stage is the rectifier stage where energy is tapped 
off the resonant network to feed the output load [92].  
Many circuits can be used to implement each one of the three stages. For the inverter circuits, 
class-D, class-DE, class-E, class-Φ2, or other inverter circuits can be used. The resonant circuit 
may also vary significantly from an implementation to another. For the rectifier circuit, many 
circuits also exist and used in the literature. Class-D, Class-DE, or class E rectifiers are widely 
used.  
An overview of the state of the art resonant converters is summarized in table 5.1. The 
switching frequency range for resonant converters   is extending from  hundreds of kHz  to 
multiple  GHz [32]. For HF and VHF resonant inverters, a wide variety of semiconductor FETs 
are investigated. In [93], [94] silicon RF LDMOSFETs are used in a Class-Φ2 configuration. Si RF 
VDMOS are used in [78] for implementing a high voltage Class-Φ2 inverter. Silicon HEXFET 
devices are used in class-DE [58] and class-E configuration [95]. In [96], silicon TrenchFET is 
used to realize a Class-Φ2 inverter.  It is also noted, most silicon-based inverters use a resonant 
type gate driving techniques to recycle the gate-charge to avoid excessive losses in the gate 
driver circuits. GaN-on-Si FETs are used in [97] to realize a medium voltage a soft switching 
half bridge LLC inverters. In this case, conventional gate drivers is used benefiting from the 
superior gate-charge FOM for GaN FETs. 
For the rectifiers, Si schottky diodes is dominating the choices reported in the literature even 
at VHF up-to 110 MHz [93], [94]. SiC Schottky diodes are used in high power rectifiers. 
Synchronous rectification is used to enhance the efficiency in [96] and [97]. 
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 Class-DE Resonant converter using eGaN FETs 
This section summarizes the work done to implement a high-frequency soft-switching half-
bridge series-resonant DC-DC converter using GaN FETs. The rectifier circuit also needs to be 
designed to be in the soft switching operation mode to avoid excess power losses and keeping 
the high efficiency of the entire system. The targeted input voltage for this converter is in the 
range of 37 to 57 VDC to support both Power-over-ethernet (PoE) (IEEE 802.3af) and PoE+ (IEEE 
802.3at) standards. The PoE powered device can draw power up to 25.5 W according to the 
IEEE802.at standard or 12.95 W according to IEEE802af [98].  More information about the 
application and the specification of the circuit can be found in [99], Appendix A-C5. 
The converter schematic is shown in figure 5.10.  The converter is designed assuming a 
resistive load. The rectifier circuit is implemented using low forward voltage schottky diodes 
connected to the load resistance. 
Then the input impedance of the rectifier is calculated using equation 5.1 according to [100]. 
 Equ. 5.1 
Where Rload is the load resistance (50 Ω) – used as a test load.  
 
Then the inverter’s loaded quality factor can be calculated using equation 5.2 according to 
[100]. 
 Equ. 5.2 
Where L is the inductance of the resonant tank, C is the capacitance of the resonant tank, 
and Rin_rec is the input resistance of the rectifier. 
 
 
Figure 5.10: Class-DE series resonant DC-DC converter 
 
The total voltage gain (MV) for the converter can be calculated using equation 5.3 [100]. The 
voltage gain is then plotted in figure 5.11 for better visualization of the effect of quality factor 
and switching frequency on the converter’s output voltage. 
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Equ. 5.3 
Where ωn is the normalized switching frequency and QL is the inverter loaded quality 
factor 
 
Figure 5.11: Voltage Gain versus Loaded Quality Factor and Normalized Switching frequency 
 
The inverter is designed using EPC8010 [101] gallium nitride FETs from EPC driven by an 
LM5113 half bridge gate driver from Texas Instruments, a 4.7 nF ceramic capacitor and an 
AT536RATR49_SZ 491 nH air-core inductor from Coilcraft. The load resistance is set to 50 Ω as 
a first order approximation to the LED string. A photograph of the converter is shown in figure 
5.12. 
 
Figure 5.12: A photograph of the HF class-DE series resonant DC-DC converter 
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The converter was tested for input voltages between 37 V and 57 V. Thermal photographs at 
three different input voltages for the converter switching at 6 MHz are shown in figure 5.13.  
The images show a maximum temperature of 89.8 oC on the gate driver surface. 
(a)  (b)  (c)  
Figure 5.13: Thermal images for the HF class-DE series resonant DC-DC converter at three 
different input voltages. 
(a) VIN = 37 V, FSW= 6 MHz 
(b) VIN = 48 V, FSW= 6 MHz 
(c) VIN = 57 V, FSW= 6 MHz 
 
In terms of efficiency, the converter achieves 88% efficiency converting 57 V input voltage to 
34 V output voltage and delivering 23 W to the 50 Ω resistive load while the switching 
frequency is set to 6 MHz. Efficiency versus switching frequency at three different input 
voltages is shown in subfigure 5.14a while output current versus switching frequency as a 
control parameter is shown in subfigure 5.14b. 
 
(a) (b) 
Figure 5.14: Measured efficiency and output current for the HF class-DE series resonant DC-
DC converter at three different input voltages. 
(a) Efficiency versus switching frequency 
(b) Output current versus switching frequency 
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 A VHF Class-E Resonant DC-DC Boost Converter  
A class-E resonant inverter is built around the custom designed Superjunction MOSFET 
described in chapter 3. The circuit is designed to operate from an input voltage range of 24-
34 V, output voltage of 50 V, and switching frequency of 30 MHz. The Superjunction MOSFET 
is driven by a self-oscillating gate drive to minimize the gate driver related losses. The 
converter design follows the procedure given in [57], [59]. 
A schematic of the converter is shown in figure 5.15. the rectifier is implemented using 
MBR0560 silicon schottky diodes. The resonant network is formed using 1.2µH ceramic core 
inductor (LRES) and 100pF C0G ceramic capacitor (CRES). The gate-inductor (LG) is a 100 nH 
ceramic core inductor. The input inductor L1 is 1 µH. 
 
Figure 5.15: Schematic of the self-oscillating class-E DC-DC converter. 
 
A photograph of the prototype is shown in figure 5.16. the Superjunction MOSFET is packaged 
in a 28 pin 4 mm x 4 mm QFN. 
 
Figure 5.16: Self-Oscillating class-E DC-DC converter using silicon Superjunction MOSFETs 
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Efficiency and output power as a function of changing the input voltage is measured and 
reported in figure 5.17 where the converter is tested in two different modes of loading. The 
first mode -shown in subfigure 5.17a- is constant resistance mode where the resistance is 
emulated using an electronic load. the voltage conversion ratio is 1.46 on average. 
The second mode -shown in subfigure 5.17b- is the constant voltage mode where the output 
voltage is regulated manually to 50 V. the converter achieved 82 % efficiency when converting 
26 V input voltage to 50 V output voltage and delivering 3.7 W to the load. 
Thermal images of the converter switching at two different loading conditions is shown in 
figure 5.18. The highest temperature component is the Superjunction MOSFET. The 
temperature is peaking at 87.4 oCat 32 V input delivering 4.8 W to the load. 
 
(a) (b) 
Figure 5.17: Efficiency and output power versus input voltage of the Self-Oscillating class-E 
DC-DC converter. 
(a) Constant resistance load 
(b) Constant voltage load 
 
  
(a) (b) 
Figure 5.18: Thermal images of the Self-Oscillating class-E DC-DC converter (no air-flow) 
(a) At input voltage of 26 V and output voltage of 50 V delivering 3.73 W to the load 
(b) At input voltage of 32 V and output voltage of 50 V delivering 4.8 W to the load 
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 A VHF Class-E Derived boost converter using eGaN FET 
A 8.4 V VHF class-E derived boost converter is designed to test DTU manufactured MEMS 
inductor reported in chapter 4. The selected MEMS inductor to test has 44.6 nH of inductance 
and a quality factor of 13.3 at 33 MHz. The converter schematic is shown in figure 5.19. the 
converter consists of two parts. 
The first part is a class-D current driven rectifier [100], [102] which is used to drive the load 
resistance. The rectifier allows DC power flow through D2 to the load and AC power flow 
through rectification. The diodes used in circuit is silicon schottky diodes (PMEG4010BEA from 
NEXPERIA). 
The second part is a class-E inverter which consists of an input choke (L1), a GaN FET (M1), a 
capacitor (Cext) and finally the inductor under test (L2). The GaN FET is driven by a logic buffer 
with an output stage of five inverters connected in parallel. 
The frequency is set by an oscillator with a fixed duty cycle of 50 %. L2 is used as a part of the 
resonant network, and it also delivers DC current to the load. L1 has a high inductance and it 
is mainly carrying DC current so, the AC losses are minimal. L1 is chosen to be a multi-layer 
ferrite core inductor. More about the implementation, operation principle, and component 
selection can be found in [90], Appendix A-J3. 
 
 
Figure 5.19: A schmatic of class-E derived boost converter 
 
The converter is designed and fine-tuned via SPICE simulations. The input voltage (VIN) is set 
to be 8.4 VDC. The load resistance (RLOAD) is a fixed 20 Ω resistive load.  The simulated 
waveforms of the switching node (VSW), gate-to-source voltage (VGS), and the inductor current 
(IL2) are shown in figure 5.20.  
The switching node waveform indicates that the converter is operating close to ZVS mode. Cext 
is tuned externally to achieve ZVS operation since L2 is fixed at 45 nH. A 180-pF external 
capacitor (Cext) is optimized to achieve soft switching operation. L1 is selected to be 1 µH. From 
the waveform of IL2, the root-mean-square (RMS) inductor current is approximately 1 A with 
a mean value of 0.56 A. The simulated voltage conversion ratio (VOUT/VIN) is 1.56. 
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(a) 
 
(b) 
Figure 5.20: Simulation waveforms of the class-E derived boost converted. 
(a) Switching node voltage (VSW) and gate-to-source voltage (VGS)of the GaN FET. 
(b) Current through the inducotr under test (L2) 
 
A photograph of the prototype is shown in figure 5.21 where the inductor under test is wire-
bonded to the test board after applying an epoxy adhesive underneath the inductor. The total 
PCB size is 40 mm x 40 mm. The gate driver section is powered externally by a 5 V source.  
 
 
 
(a) (b) 
Figure 5.21: A photograph of the assembled class-E derived boost converter 
(a) a full view of the printed circuit board 
(b) a close-up of the inductor showing the bond-wires. 
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A summary of efficiency and total power loss is shown in figure 5.22a. additionally, output 
voltage and output power versus input voltage is summarized in subfigure 5.22b. The 
measured average voltage gain of the converter is 1.48. Efficiency is measured with a sweep 
of input voltage (VIN) from 3 V to 10 V. the maximum drain efficiency is 77.3% at about 6 V 
input voltage. The total power loss of the gate driver section is 0.15 W. The maximum power 
the converter can deliver to the load is approximately 10 W at input voltage is 10 V.  
 
(a) (b) 
Figure 5.22: Measured results of the class-E derived boost converter (with air-flow) 
(a) Efficiency and total power loss versus input voltage  
(b) Output voltage and output power versus input voltage 
 
5.3 Summary 
In this chapter, four different topologies were presented. These topologies are categorized to 
two main types, QSW-ZVS buck converter and resonant power converters. To summarize the 
advantages and disadvantages of each topology table 5.2 is introduced. 
Table 5.2: Comparison between QSW-ZVS Buck and Resonant converters 
 QSW-ZVS Buck Resonant Converters 
Advantages 
 Low complexity. 
 PWM control can be used. 
 Lower inductor value 
 Ability to switch at HF. 
 Low components count. 
 Soft switching is guaranteed by 
good design. 
 Ability to switch at HF and 
VHF. 
Disadvantages 
 ZVS is optimized for a single 
loading condition. 
 Combined DC and AC inductor 
current. 
 Non-overlap control is needed 
 Non-overlap control is needed 
for Class-DE. 
 Higher components count. 
 More complex control. 
 
Furthermore, a summary of the topologies and main results are summarized in table 5.3. 
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Chapter 6: Integration and packaging 
 
Integration and packaging 
 
The advances in power semiconductor devices, passive components, and the converter 
topologies create more opportunities to achieve higher power densities and seeking the goal 
of PwrSoC. Advanced assembly and packaging methods play a vital role to achieve the needed 
performance and the smallest sizes possible. Many manufactures nowadays provide their 
products on a wafer level, wafer level packaged die forms, or flip-chip in package form. This 
shift to advanced packaging in semiconductor components not only enabled smaller power 
supplies but also achieving efficient operation. 
Efficiency is a key parameter in any power supply, but it is always important to look at absolute 
numbers of power losses as they are dictating the self-heating of the individual components.  
In this chapter, three different technologies are visited to achieve closer proximity of the 
components in a power supply unit, embedding component in substrates, and finally molding 
of power stages and its effects on power supply performance. Section 6.1 discusses chip-on-
board (CoB) assembly of power FETs as an alternative of conventional packaging. Section 6.2 
discusses a power supply integration method on silicon interposers with embedded 
magnetics. A thermally-enhanced encapsulation of power-stage-in-package is studied in 
section 6.3. 
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6.1 Chip-on-Board Assembly of a Superjunction MOSFET 
Chip-on-board is an assembly technique where a semiconductor die is attached directly to the 
application substrate (e.g. a PCB) the electrical connections are established via bond-wires. 
The custom-layout designed lateral Superjunction MOSFET described in chapter 3 is used in 
the Class-E VHF converter which is realized, tested and reported in chapter 5. A modification 
to the PCB layout and surface finish is incorporated to allow gold wire-bonding. Figure 6.1 
shows two variants of the converter. The Superjunction MOSFET die is attached to the PCB 
using a non-conductive epoxy adhesive and manually wire-bonded to the PCB using 25 µm 
gold wires.  
 
Figure 6.1: Two variants of VHF Class-E DC-DC converter together with a 20 € cent coin. 
 
The converter is tested electrically, and the results are summarized in figure 6.2. Efficiency 
and output power as a function of the input voltage is measured and reported in figure 6.2 
where the converter is tested in two different modes of loading. The first loading mode 
(shown in subfigure 6.2a) is constant resistance mode where the resistance is emulated using 
an electronic load and set to 500 Ω. the voltage conversion ratio is 1.6 on average. The higher 
voltage conversion ratio is due to the slightly higher bias voltage for the self-oscillating gate 
driver.  
The second loading mode (shown in subfigure 6.2b) is the constant voltage mode where the 
output voltage is regulated manually to 50 V by varying the load resistance. The converter 
achieved 81.7 % efficiency when converting 26 V input voltage to 50 V output voltage and 
delivering 4.1 W to the load. 
Although is it difficult to accurately measure the temperature of the MOSFET due to the 
reflection coefficient of the silicon surface. An indication of the temperature can be noticed 
from the surroundings of the device. Thermal image of the converter is shown in figure 6.3. 
where the converter input is set to 30 V and the output voltage is 50 V delivering 4.85 W to 
the load. The highest temperature component is the Superjunction MOSFET.  
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(a) (b) 
Figure 6.2: Efficiency and output power versus input voltage of the Self-Oscillating class-E 
DC-DC converter. 
(a) Constant resistance load 
(b) Constant voltage load 
 
 
Figure 6.3: A thermal image of the Self-Oscillating class-E DC-DC converter with a CoB 
MOSFET. 
 
 
6.2 Three-Dimensional Silicon-Passive-Interposer-Based PSiP 
Three-dimensional magnetic structures can be embedded in silicon substrates is 
demonstrated in chapter 4. Thick metal deposition in both sides of a semiconductor wafer 
enabled the construction of interconnection to stacked-devices soldered on pad openings on 
the surface of the substrate.  
A silicon interposer that has dimensions of 4.5 x 8 x 0.28 mm is designed and manufactured in 
silicon wafers using a CMOS compatible process developed at DTU national center for micro- 
and nanofabrication (DTU Danchip).  A QSW-ZVS buck topology is selected for demonstration.  
Figure 6.4 shows the manufactured interposer after dicing out of the wafer. The die has two 
regions. The first region is shaded in light green color where the interconnection of the circuit 
is implemented using thick copper after deposition of a passivation layer. The area may 
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contain active devices embedded in the silicon substrate. The second region is shaded in 
yellow is where the 3D-magnetic structures is realized. 
 
(a) 
  
(b) (c) 
Figure 6.4: A Silicon interposer with embedded 3D magnetic structure. 
(a) An optical photograph of the interposer top side  
(b) An X-ray scan of the interposer top surface 
(c) An X-ray scan of the interposer bottom surface 
 
The power stage is designed to operate at high switching frequency and up to the VHF 
spectrum. The prototype integrates two 40 V GaN FETs driven by a high frequency half bridge 
gate driver, and an in-silicon inductor, in addition to input and output capacitors.  
The in-silicon inductor could be fabricated with a nonmagnetic-core (e.g. air core, thermal-
conductive polymers), or integrated magnetic core (e.g. composite core by screen-printing, 
electroplated solid or laminated core). All the mounted components are commercially 
available. Figure 6.5 shows the device schematic with all internal components together with 
a photograph of the assembled converter.  
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Figure 6.5: A simplified schematic and photograph of the PSiP 
 
The components which is used in the realization of this prototype is summarized in table 6.1. 
The converter is mounted on the 40 mm x 40 mm test board has an oscillator which allows 
generating a controlled frequency square-wave signal with a 50% duty-cycle. It also allows 
injecting a signal from a function generator with the desired duty cycle.  
Table 6.1: The PSiP internal components 
Symbol Part Number QTY Description 
Q1, Q2 EPC8004 2 40 V eGaN FET 
Gate Driver PE29100 1 High-Speed gate driver  
L Custom Design 1 47.5 nH air-core toroidal inductor  
COUT GRM033C71C104ME14D 4 0.1µF, 0201, 16V, X7S Ceramic Cap. 
CIN GRM033C71C104ME14D 7 0.1µF, 0201, 16V, X7S Ceramic Cap. 
CBOOT, CVDD GRM033C71C104ME14D 2 0.1µF, 0201, 16V, X7S Ceramic Cap. 
 
The prototypes are manually assembled using two types of solder pastes with different 
melting temperatures. These two solder pastes are Sn96.5Ag3Cu0.5 with melting temperature of 
217 oC (paste 1) and Sn63Pb37 with melting temperature of 187 oC (paste 2). Both solder pastes 
have type 5 particles (15-25 µm). Solder-paste 1 is used to assemble the interposer 
components by dispensing the solder using a fine needle. Then, the interposer is optically and 
electrical checked. Solder-paste 2 is used to assemble all the components on the board 
including the pre-assembled interposer. The assembled test board with a zoomed in view of 
the interposer is shown in figure 6.6. 
The converter is designed, simulated using LT-Spice software, and then experimentally tested. 
The simulated and measured waveforms of the converter are presented in figure 6.7. 
Simulation waveforms for the converter’s switching node and inductor current with an input 
voltage of 5 V and an output voltage of 3.3 V with a load current of 270 mA at switching 
frequency of 21 MHz are shown in subfigure 6.7a. Measured switching node voltage and the 
low side switch gate-to-source voltage are presented in subfigure 6.7b under the same testing 
conditions. 
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Figure 6.6: The test board for the PSiP together with a zoomed in photograph of PSiP 
 
 
(a) 
 
(b) 
Figure 6.7: Simulated and measured waveforms of the PSiP 
(a) Simulated switching node voltage and inductor current waveforms  
(b) Measured Switching node voltage and low side gate-to-source voltage waveforms 
 
The converter is test with input voltage range of 3 V to 8 V and the switching frequency is set 
to 21 MHz. Efficiency and total power loss of the converter with input voltage of 5 V and 
output voltage of 3.3 V at different loads are shown in figure 6.8. The maximum efficiency 
achieved is 82.5% at load of 300 mA. Thermal images of the converter (figure 6.9) show that 
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the gate driver is the component with the highest temperature of 55 oC. It is possible to fill 
the core of the inductor with a magnetic material to increase the inductance value. Then by 
reducing the switching frequency, it is expected to gain a few efficiency points and enhance 
the input voltage range and achieve higher output power of the converter without increasing 
the volume or the footprint of the converter. This concept is tested in a discrete converter 
using a similar magnetic core inductor. More information about this experiment is presented 
in Appendix A-J1. 
 
 
(a) 
 
(b) 
 
Figure 6.8: Measured Efficiency curves of the PSiP 
(a) Efficiency and total power loss versus load current for VIN = 5 V, VOUT = 3.3 V 
(b) Efficiency and output voltage versus input voltage at fixed load current of 200 mA and 
fixed duty cycle of 65% 
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(a) (b) 
Figure 6.9: Thermal photographs of the PSiP switching at 21 MHz, VIN = 5 V, VOUT = 3.3 V 
(a) No-load current  
(b) 270 mA loading condition  
 
 
6.3 Thermally-Enhanced Encapsulation of GaN-Based Module 
In many power electronic circuits, hot-spots may exist especially when very small footprint 
components are used. Establishing a thermal conduction path between the hot electrical 
components and the cold electrical components will lead to homogeneous temperature 
profile and lower peaks of temperatures. Eventually, the electronics circuit will have better 
performance. 
One can design an electrical component with bigger size to avoid self-heating. Hence, this 
approach contradicts with the miniaturization trend in modern power electronic systems. 
Another example of power electronics cooling techniques is using heat sinks or heat pipes to 
transfer the heat from the hot electronic part to wider and cooler areas in the system. Using 
such an approach will increase the volume and the weight of module significantly. 
To tackle this problem in small area and volume power supplies two approaches are 
investigated in this work. The first approach is to use substrate materials with high-thermal 
conductivity such as Alumina, AlN substrates, metal-core substrate, or even silicon 
interposers. The second approach is power converter molding using high thermal conductivity 
material. From the study determined in chapter 2, most commercial products are molded 
using an epoxy material loaded with silica particle to enhance the coefficient of thermal 
expansion (CTE) and other thermos-mechanical properties of the molding compound. If higher 
thermal conductivity compound is needed, ceramic particles can be added. 
In this section, thermal simulations using SOLIDWORKS software are used to investigate the 
possibilities to achieve better thermal behavior of the GaN-based module described in chapter 
5. 
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 Modelling of GaN-based Modules in SOLIDWORKS CAD Environment 
A simplified model of the PCB is constructed in SOLIDWORKS environment. The 0.6 mm 
finished thickness two-layer PCB model is presented in figure 6.10. The materials are defined 
to match the manufactured PCB substrate for the module. All the components in the module 
are modelled, however, the simulation time increased dramatically. Therefore, a more 
simplified model is built using the components where most of the power losses exist. Based 
on the calculations and simulations, the ceramic-core inductor power-loss is set to 1 W, the 
high-side GaN FET power loss is set to 0.2 W and the low-side GaN FET is set to 0.3 W. The 
model used for simulations is shown in Figure 6.11. 
Steady-state simulations of the model are carried out and the results are presented in figure 
6.12a. Simulation results show agreement with the temperature signature of the module 
when it is tested experimentally. Figure 6.12b shows a thermal photograph of the module 
operating at input voltage of 40 V, output voltage of 13.5 V, and load current of 900 mA.  
  
(a) (b) 
   
(c) (d) 
Figure 6.10: Model for the GaN Module Substrate in SOLIDWORKS 
(a) Top-view  (b) Bottom-view 
(c) Cross-sectional view (d) Prospective view 
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Figure 6.11: Perspective view of the GaN-module simulation model in SOLIDWORKS. 
 
 
 
(a) (b) 
Figure 6.12: Thermal simulations and experimental results of the GaN-module under 
steady state condition 
(a) Steady-state thermal simulations results  
(b) Steady-state thermal photograph  
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 Effect of high-thermal-conductivity substrate materials 
Ceramic substrates are used in circuits where thermal conductivity of the substrate is crucial. 
It is widely used in automotive applications and high-power LED modules. There is a variety of 
ceramic substrate materials commercially available [103]. The most widely used materials are 
AL2O3, Si3N4, AlN, and BeO. A summary of thermal conductivity of ceramic substrates 
compared with a standard FR4 substrate is presented in table 6.2. 
Table 6.2: Examples of PCB substrates 
 Substrate Material 
Thermal 
conductivity 
(W/m-K) 
Dielectric 
Constant Notes 
Ce
ra
m
ic
 Alumina (Al2O3) 24 9.8-10 Cheaper 
Aluminum Nitride (AIN) 170 9 Expensive 
Beryllia (BeO) 209-330 6.1-7.5 Toxic 
Silicon nitride (Si3Ni4) 90 7.5 - 
ZrO2 doped Alumina (HPS) 26 No-data - 
FR
4 
RO4003C (From Rogers Corp.) 0.71 3.38 High-Frequency 
FR408 (isola group) 0.4 3.69 High-Tg 
DE104 (isola group) 0.36 4.46 Standard FR4 
 
The effect of substrate material on components temperatures is simulated using an Alumina 
substrate (fixing the all other design parameters like copper thickness and clearance). Alumina 
substrate material was chosen due to its availability and lower cost. The simulation results, 
presented in figure 6.12, show a significant drop of all components temperatures. For 
example, the ceramic core inductor peak temperature dropped by more than 12 oC from 79.2 
oC to 67.1 oC. 
Figure 6.12: Simulation results of the GaN-Based module using an alumina substrate 
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 Effect of encapsulation using a variety of materials 
Many power modules are sold in an encapsulated form. To achieve better thermal 
characteristics of the module, high thermal conductivity epoxy-melding-compounds (EMCs) 
are used for the encapsulation process. Standard EMCs for semiconductors have a thermal 
conductivity around 0.9 W/m.K [104]. A High thermal conductivity EMC with a thermal 
conductivity of 3.4 W/m.K [105] is studied by simulations. Simulation results of the FR4 based 
GaN module are shown in figure 6.13. The highest temperature is 61.8 oC which is 17 oC 
temperature drop of the inductor temperature. An EMC material with higher thermal 
conductivity of 5 W/m.K is used for encapsulation of the GaN-Module with an FR-4 substrate. 
The simulated peak temperature is dropped even more to 60 oC, or approximately 19 oC drop 
from the FR4-based module without encapsulation. 
Prototypes were encapsulated at Fraunhofer Institute for Reliability and Micro-integration 
(Fraunhofer IZM). A photograph of multiple encapsulated modules is shown in figure 6.14. 
 Initial experimental evaluation of the effect of encapsulation  
An initial test is carried out to determine the effect of encapsulation using the high thermal 
conductivity material. Two thin-wires are used to establish an electrical connection to the 
inductor inside the module from the pads on the bottom side of the FR4 substrate. These two 
wires are used to apply a DC current through the inductor. This procedure is to mimic the 
power loss in the inductor as if it is operating in a switch-mode power supply. The same 
procedure is done in a module substrate without encapsulation. The modules where not 
mounted on the test PCB. The DC power loss in the two inductors is set to an equal value of 
920 mW which was enough to result in rising the temperature of the inductor with no 
encapsulation to approximately 150 oC. On the other hand, approximately 90oC is observed 
on the surface of the encapsulated module in a steady state condition. A thermal photograph 
showing the two modules side-by-side is presented in figure 6.15. 
6.4 Summary 
In this chapter three different topic were discuss related to packaging and integration of 
power converters. The first topic is CoB integration of semiconductor power devices to get rid 
of the packaging limitation. The power device mounted on the PCB and electrically connected 
to the circuit using 25 µm gold wires. The converter shows normal behaviour without 
observing any drawbacks. Alternatively, Flip-chip-on-board mounting could be also used to 
shrink the footprint reserved for wire-bonding and results in low parasitic inductances for the 
connections.  
The second topic is PSiP integration using 3D passive interposer. The interposer is designed, 
manufactured, and tested and operated at 21 MHz and successfully delivered up to 1.15 W to 
the load. The input voltage range of the current design is limited to 8.5V. the interconnection 
part of the interposer is used for stacking GaN FETs, gate driver, and Input/output capacitors. 
This PSiP is benefiting from the high thermal conductivity of the silicon substrate and low 
profile of the converter.   
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Figure 6.13: Simulation results of the GaN-based module using an FR4 substrate and a high 
thermal conductivity encapsulation. 
 
 
 
Figure 6.14: Multiple encapsulated GaN modules 
 
 
 
Figure 6.15: Thermal performance of GaN modules before and after encapsulation 
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The input voltage range, and power density can be extended to higher voltages by adding a 
magnetic material into the air-core. 
Finally, the third topic is describing a method of encapsulating power modules to achieve 
better thermal performance by alternative substrate and encapsulation methods. Preliminary 
testing results of the encapsulated module show enhanced thermal performance compared 
to the module with no encapsulation. This enhancement can be invested in extending the 
output power of the module or targeting other applications where high ambient temperatures 
operation is needed. Encapsulation is a standard process. Hence, it suitable for mass 
production.  
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Chapter 7: Summary, Conclusion, and Future Work 
 
Summary, Conclusion, and Future Work 
 
This chapter includes a summary for the presented work across the thesis, a conclusion based 
on the research findings, in addition to the future work. Section 7.1 overviews a summary for 
selected prototypes implemented in the PhD work. The conclusion section 7.2 discusses the 
most important design considerations based on the results of the conducted work. Eventually, 
section 7.3 describes the current work taking-place on several implemented prototypes, as 
well as the work that is suggested for the near future towards more miniaturized power 
converters.   
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7.1 Summary of prototypes 
Selected prototypes and chips designed during the PhD studies are presented in figure 7.1. 
Some of the prototypes are referred-to in the previous chapters of the thesis. As shown in the 
figure, the work included the design, implementation and testing of various types of power 
converters, which include PWM and resonant topologies, HF and VHF operation, discrete and 
integrated implementations, different inductor structures and integration techniques, in 
addition to different test boards as well as a characterization board for power semiconductor 
switches. 
7.2 Conclusion 
Energy storage elements are dominating the size and weight of power supplies. This thesis 
represents a study on technologies targeting the miniaturization of power supply units. The 
results of this study are summarized in the following points: 
 150-µm-thick two-layer spiral inductors are designed and utilized in 10 MHz buck 
converters, showing promising performance. A 5 W converter achieved 84.7% peak 
efficiency converting 12 V to 5 V and 78% efficiency converting 24 V to 5 V. 
 Four types of MEMS inductors were tested in resonant converters and QSW-ZVS buck 
converters configurations. These four types are air-core, Si-core, NiZn-core, and Novel-
core inductors. Two examples of these converters are: 
- A resonant class-E-derived boost converter using air-core toroidal inductor-in-silicon. 
The converter is switching at 33 MHz.  An efficiency of 77% is achieved converting 8.4 
V to 12.4 V. The maximum output power delivered to the load is approximately 10 W. 
- A 12 MHz QSW-ZVS buck converter using NiZn-powder-core achieved a peak 
efficiency of 72% converting 12 V to 5 V. The converter achieved a maximum output 
power of 2.4 W. 
 Four different topologies are studied, designed, implemented, and lab tested through 
multiple prototypes. These topologies are the QSW-ZVS buck converter, Class-DE series-
resonant converter, VHF class-E series-resonant converter, and VHF class-E-derived boost 
converter. A comparison between these topologies is summarized in section 5.3. 
 Three integration and packaging techniques are presented in this thesis. These techniques 
include:  
- A chip-on-board approach, which is investigated and showed a minimal effect on the 
operation and efficiency of a VHF class-E converter. The converter achieved 81.7% 
efficiency when converting 26 V to 50 V and delivering 4.1 W to the load. 
- An interposer-based PSiP, achieving 83% efficiency in a buck converter configuration, 
where the converter is tested up to 8.5 V input voltage, with the output voltage being 
set to 3.3 V, and delivering an output power of 1.15 W. 
- Power modules encapsulation using a high-thermal-conductivity material. Although 
the converter was not fully tested, initial results show the superiority of the 
encapsulated module, with 63oC reduction in steady-state operation temperature. 
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Buck converter stage Module test-board CoB VHF class-E DC-DC 
   
VHF class-E DC-DC Interposer test-board 100 MHz class-E DC-DC 
   
Class-DE DC-DC Class-E derived DC-DC Transistors small-signal 
characterization board 
  
  
Buck converter for MEMs 
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Dual 140 V Superjunction MOSFETs chip Adaptive-deadtime controller chip 
 
Figure 7.1: Overview of selected prototypes designed during the PhD period. 
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From the conducted work and the results of the implemented prototypes, several design 
considerations are listed below: 
 The emerging gallium nitride power devices technology has shown promising 
performance compared to the best in-class silicon devices in smaller sizes. However, the 
reliability of GaN devices is still an open question. It is noted that all the damaged or 
degraded GaN FETs resulted from the gate side through excessive ringing. 
 In half-bridge topologies (including buck converter), the high drain-to-source voltage slew 
rate causes degradation of the FETs and damages in some cases. Accordingly, the gates 
parasitic inductances must be minimized, and selecting the right gate driver is vital to 
avoid this situation. 
 Custom design of MOSFET layout for a specific application is beneficial and results in 
efficiency enhancements. 
 MOSFET capacitances must be measured to achieve better designs, especially for soft-
switching high-frequency converters. The measurements can be carried out using a 
special setup as described in Chapter 3 or using a commercial semiconductor 
characterization equipment, such as the B1505A Power Device Analyzer / Curve Tracer 
from Keysight. 
7.3 Future Work 
Many aspects of improvement can be pursued for more enhanced integration towards even 
smaller power converters with high efficiency. The aspects include, but are not limited to, the 
following: 
 The power semiconductor devices characterization setup can be enhanced and upgraded 
to support higher voltage devices up to 650 V. This setup has the potential to enable the 
characterization of power semiconductor devices in a controlled temperature and 
humidity chamber to study their effects on the device capacitances.  
 For magnetics, the spiral inductor designs have the potential for improvement with the 
addition of two layers of magnetic materials. This work has already started. Subfigure 8.2a 
shows a spiral inductor sandwiched by two magnetic layers, and  planned for testing in an 
80 V class-DE DC-DC converter.  Additionally, the magnetic-material encapsulation of 
discrete air-core inductors shows promising initial results. It is expected to test these 
inductors in high-frequency DC-DC converters and compare the performance to previous 
designs. Subfigure 8.2b shows one of the encapsulated inductors. 
  
(a) (b) 
Figure 7.2: Future work related to magnetics 
(a) Sandwiching spiral inductors by magnetic layers. 
(b) Magnetic encapsulation of air-core solenoid inductor 
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 During my external research stay at IMEC, Belgium, I had the chance to get more insight 
into the GaN devices technology and manufacturing. Two prototypes were designed 
during my stay. Figure 7.3 presents a low power VHF class-E DC-DC converter using 
GaNFETs. Testing this converter is part of the future work. 
 
Figure 7.3: A Class-E VHF converter using GaNFETs manufactured by IMEC. 
 
 For PSiP and PwrSoC integration, one of the future directions for low-voltage and medium-
voltage converters is the enhancement of the existing interposer technology by magnetic 
material deposition and realizing embedded capacitors. Another direction in this domain 
is developing and fabricating active-passive (hybrid) interposers as reported in appendix 
A-P1. 
 The concept of realizing active-passive interposers is shown in figure 7.4, where the active 
circuits are manufactured and delivered in a wafer form, followed by the embedding of 
the MEMS inductors and capacitors into the substrate by the process developed at the 
Technical University of Denmark. 
 
Figure 7.4: The PwrSoC concept reported in Appendix A-P1. 
 
 As stable and precise supply voltage/current is a must in most of the electronic systems, 
various control circuits were reviewed and investigated. The relevant control techniques 
for two of the most used converter are discussed below: 
- For the QSW-ZVS buck converter, on-off or pulse-width-modulation (PWM) control 
methods can be used. Considering the lack of commercial controllers for high 
switching frequency operation, the implemented chip shown in figure 7.5 
incorporates a high frequency pulse-width-modulator, which is the vital sub-circuit in 
the control loop. The chip is also designed to be driven by an on-off (hysteretic) 
controller.  
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- For resonant converters, a discrete design of the on-off controller is implemented for 
a class-DE DC-DC converter switching at 7 MHz. The converter is incorporated in one 
of the product demonstration boards of Niko Servodan, a TinyPower Project industrial 
partner, see figure 7.6. It is worth mentioning that an alternative design of the control 
circuit can be implemented using a frequency-controller. 
 
 Finally, a high-frequency adaptive-deadtime control technique is investigated and 
implemented in the integrated circuit shown in figure 7.1. A test board is designed and 
assembled. The test circuit is a Class-DE series-resonant converter. A photograph of the 
test board is presented in figure 7.5. 
 
 
Figure 7.5: An 80 V class-DE resonant converter with a custom designed IC for dead-time 
control. 
 
 
Figure 7.6: Niko Servodan’s product incorporating the on-off controlled 7 MHz class-DE DC-
DC converter (the red box outlines the inverter section of the power stage) [106]. 
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Appendix A-P1 
Yasser Nour and Hoà le Thanh, "A semiconductor substrate member”, Feb. 2018. 
1A semiconductor substrate member
Semiconductor substrate components are widely used to closely integrate a 
few to millions of semiconductor components such as transistors, diodes, 
resistors, capacitors or even inductors to form much more complex circuits 
like central processing units, CPUs, microcontrollers and a wide range of 5
other devices like modems for wired or wireless communication.
However, oftentimes it is necessary to electrically connect external passive 
components such as inductors and capacitors to the semiconductor 
components. In connection therewith, it is observed that there is an unmet 
demand for further closely integrating electrical circuits.10
A special technical field, where there is such an unmet demand for closely 
integrating electrical circuits, is the field of power supply units, such as DC-to-
DC converter units, which are typically based on switched-mode power 
conversion.
Typical requirements for a power supply unit, in general, are: low cost, light15
weight, high degree of reliability, efficient power conversation, and small size. 
Further typical requirements are modularity and being "easy to use". 
With the earliest switched-mode power converters, it became clear that 
higher switching frequencies allow smaller inductors and capacitors. This in 
turn should lead to smaller, lighter, and less costly systems. Smaller 20
inductors and capacitors generally contribute to higher power densities. 
Power density may be defined as electrical power per volume unit, such as 
[W/mm
3
], which represents rated electrical power input to or output from a 
power converter divided by the cubic space of the power converter.
However, using a high switching frequency is not enough to achieve higher 25
power densities. Also, a high switching frequency may come at the cost of 
decreased efficiency of the switched-mode power converter since parasitic 
components play an increasing role with increasing switching frequency.  
2New devices need to be developed to achieve a goal such as higher power 
density.
In general, it should be appreciated that a semiconductor substrate member 
is a piece of substrate which may have embedded therein, by a 
semiconductor manufacturing process, one or more semiconductor 5
components. 
In contrast thereto, semiconductor substrate member may carry one or more 
components attached to the semiconductor substrate member e.g. by 
soldering or wire-bonding or another bonding technique. This is typically 
performed by (during) montage or mounting, such as surface mounting.10
Also, it should be appreciated that a semiconductor substrate member may 
be attached to one or more other semiconductor substrate members e.g. in a 
stack. Further, a semiconductor substrate member may be attached to a 
printed circuit board, PCB; which may have one or more metal layers 
supported by layers of e.g. a glass-fibre reinforced epoxy material.15
Generally, it is known that wire-bonding connections introduces parasitic 
inductances and resistances and behaves as antennas transmitting 
electromagnetic radiation which easily causes problems related to 
electromagnetic interference, EMI, especially at (high) switching frequencies.
Generally, stray electromagnetic fields are known to cause problematic 20
Electromagnetic Interference, EMI. Especially, switched circuits, such as 
switched power supplies like DC-to-DC converters and switched power 
amplifiers like class-D power amplifiers, are prone to cause EMI problems.
Generally, it is known that so-called flip-chipping, which is a technique used 
for surface mounting semiconductor substrate members to e.g. printed circuit 25
boards, has its limitations in terms of stacking components since a 
semiconductor substrate member for flip-chipping has only one side available 
for mounting.
3Generally, in the field of power converters circuit architectures fully or 
partially implemented in a silicon substrate as a small-sized module, it is 
known that the term PSiP designates “Power Supply in a Package” and the 
term PwrSoC designates “Power Supply on a Chip”. 
RELATED PRIOR ART5
US 8,907,447 discloses an inductor integrated in a semiconductor substrate 
for use in a DC-DC converter. Such an inductor is sometimes referred to as a 
power inductor in silicon. In an embodiment, the inductor has a magnetic 
core of magnetic material embedded in a silicon substrate and a conductive 
winding. The inductor is a spiral inductor, or a toroidal inductor integrated in 10
the substrate. A cap layer of magnetic material is disposed on at least one
side of the silicon substrate to increase the inductance of the inductor. It is 
also described that the DC-DC converter includes an integrated circuit 
mounted on top of the cap layer of the power inductor in silicon. However, 
despite of having a small size, there is still a need for more integration and 15
improved efficiency of such DC-DC converters. Also, The process used for 
manufacturing the inductors is not compatible with semiconductor processes 
which makes it harder to integrate active devices and other passive devices 
in the same substrate for tighter integration.
KR 10-0438892 discloses a one-chip module package by forming an 20
integrated circuit and a thin film inductor in the same semiconductor 
substrate. A first and a second well region are formed in a semiconductor 
substrate. A first and a second MOS (Metal Oxide Semiconductor) transistor
are formed on the first and second well region, respectively. A plurality of 
metal layer patterns are electrically connected between the first and second 25
MOS transistor and impurity regions. A protecting isolation layer is located on 
the resultant structure for separating the metal layer patterns. A lower core 
layer pattern is formed on the predetermined portion of the protecting 
isolation layer. The first polyimide layer, a metal coil layer, the second 
4polyimide layer, an upper core layer pattern, and the third polyimide layer are 
sequentially formed on the resultant structure.
Most of the prior art on integrated power supplies use either on-silicon 
inductors or in-silicon inductors fabricated by 2D semiconductor fabrication 
technologies. 2D semiconductor fabrication technologies are limited to planar 5
inductor geometries, such as circular spirals, rectangular spirals, and 
elongated spirals (so-called racetrack inductors) – all of which induces strong 
stray electromagnetic fields perpendicular to the inductor plane. This is a 
problem towards closer integration of components since the stray 
electromagnetic fields, perpendicular to the inductor plane, interferes with 10
other components, such as active semiconductor devices, integrated in 
proximity of the inductor, whereby electromagnetic interference (EMI) is likely 
to become an issue.
Thus, there is still a need for a small-size one-chip module package which 
enables tight integration and reduced stray electromagnetic fields. 15
SUMMARY
It is realized that a fully functional power converter, such as a DC-to-DC 
converter can be embodied on a single semiconductor substrate member 
with a thickness of less than a millimetre including all active and passive 
components needed. There is provided:20
A semiconductor substrate member, comprising:
- a first region with a passive electrical component with a first electrically 
conductive layer pattern of an electrically conductive material and a second
electrically conductive layer pattern of an electrically conductive material 
deposited on respective sides of the semiconductor substrate member;25
wherein a trench or a through-hole is formed in the substrate within the first 
region, and wherein the electrically conductive material is deposited at least 
on a bottom portion of the trench or on a sidewall of the through-hole and 
5electrically connected to one or both of the first conductive layer pattern and 
the second conductive layer pattern; and
- a second region with an active semiconductor component embedded in the 
semiconductor substrate member by a semiconductor fabrication process.
Such a semiconductor substrate member enables the manufacture of thin 5
power supplies which are suitable for products which require very tight 
integration of its components, such as in mobile devices e.g. smart-phones, 
smart-watches etc. Oftentimes, such products require a certain degree of 
Electromagnetic Compatibility, EMC, to ensure proper functioning of 
advanced circuitry inside the product.10
Such a semiconductor substrate member enables better inductor topologies 
such toroidal inductors and solenoid inductors, compared to spiral inductors. 
This may be attributed to the geometry enabling an improved quality factor 
(related to storing of energy to losses ratio) of the inductor.
Such a semiconductor substrate member can be made much smaller that 15
corresponding components on a Printed Circuit Board and with much smaller 
tolerances, which in turn reduces parasitic elements and hence enables use 
of higher switching frequencies e.g. in a power supply module such as DC-
DC converter.
Especially, it is possible to reduce electromagnetic field radiation from the 20
semiconductor substrate member. The passive components have a 3D, 
three-dimensional, configuration extending not only as electrical paths at the 
surface of the semiconductor substrate member in one or both of a horizontal 
top and bottom plane, but also with electrical paths through the 
semiconductor substrate member in a vertical direction. Thus, forming a 3D, 25
three-dimensional, configuration. This enables to a higher degree, than for 
planar passive components, to keep electromagnetic fields, at least where 
they are strongest, inside the volume of the semiconductor substrate 
member.
6The active semiconductor component embedded in the semiconductor 
substrate member may be fabricated e.g. by a Silicon, Gallium-nitride, or 
Gallium-arsenide semiconductor fabrication process. The semiconductor 
fabrication process may be a conventional semiconductor manufacturing 
process where a semiconductor wafer is used as a starting material for the 5
manufacturing process. The process may involve etching, deposition of 
implants such as a so-called dopant like Boron and Phosphorus to form 
active devices like transistors and diodes, and deposition of metal one or 
more layers to form interconnects among the active components. The result 
of the process is a processed wafer with active components.10
The processed wafer with active components is passivated by one or more 
protective layers to protect the active components from post processing 
steps.
Post processing steps are applied to form the passive components. Post 
processing steps may include etching to form trenches and through-holes 15
and deposition to apply one or more metal layers to form the passive 
components. The one or more metal layers are formed e.g. at the through-
holes to form through-substrate vias (TSVs) and/or at the one or more 
trenches and/or between the passive component and the one or more active 
components to form the electrically conductive layer pattern and/or at pads 20
for soldering or wire-bonding to attach additional component members. One 
or more steps of post processing is to establish electrical connection between 
the passive components and the active components by deposition of a metal 
layer; this may include removing the protective layer fully or partially to 
enable electrical connection with the active components. The result of post 25
processing is the semiconductor substrate member. The semiconductor 
substrate member may implement a power supply, a power amplifier or 
another integrated circuit comprising active and passive components.
7Following post-processing, the semiconductor substrate member is 
manufactured and may be subject to assembly steps e.g. for being attached 
to a so-called lead-frame and/or a PCB and/or for having component 
members, such as SMD components attached to it by soldering. Also, 
component members may be attached by wire-bonding.5
Manufacturing of a semiconductor substrate member with a structure as set 
out in the claims and generally described herein can be performed with a 
conventional semiconductor manufacturing process method and a method for 
manufacturing a hollow MEMS structure e.g. as described in WO 
2017/108218-A1 assigned on its face to Danmarks Tekniske Universitet.10
The thickness of the semiconductor substrate member may be e.g. about 
280 um, 350 um, 500, 1100 um. The member may have a rectangular shape 
and be e.g. 6 by 9 mm or larger or smaller. The member may also have 
another shape e.g. circular or oval.
The first region and the second region may abut one another e.g. at a 15
transverse or longitudinal border across the semiconductor substrate 
member. The first region and the second region may be spatially non-
overlapping. The first region and the second region may have any shape and 
may have a mutually spatially complementary shape.
Depositing comprises one or more of electro-deposition, sputtering,20
evaporation, atomic layer deposition.
The semiconductor components may be in accordance with complementary 
metal-oxide-semiconductor (CMOS) technology. The power supply may be 
implemented as a so-called interposer, which may be arranged between an 
application printed circuit board (PCB) and an integrated circuit (IC). The 25
interposer may establish conductive vias or paths between the PCB and the 
IC.
Further embodiments are described in the detailed description.
8There is also provided a stack of components comprising one or more 
semiconductor substrate members as set out herein, wherein at least one 
semiconductor substrate member comprises pad portions on a top side and 
pad portions on a bottom side.
A stack of components may comprise: a first semiconductor substrate 5
member and a second semiconductor substrate member. A stack of 
components may additionally comprise one or more of: a PCB, one or more 
further semiconductor substrate members, and more or more discrete 
components such as passive components and/or active components. The 
components may be surface-mount components. The components in the 10
stack may be attached to each other at the pad portions by soldering or 
gluing.
There is also provided a DC-DC converter comprising a semiconductor 
substrate as described herein.
The DC-DC converter may have a configuration selected from the group of: 15
Buck-converters, boost converters, and fly-back converters. The converters 
may be step-up or step-down converters. The converter may be a resonant 
converter. The DC-DC converter may be configured for voltages up to 10 
volts or higher, e.g. 48 volts. The DC-DC converter may be configured to 
power levels of up to 20-30 Watts or higher.20
BRIEF DESCRIPTION OF THE FIGURES
A more detailed description follows below with reference to the drawing, in 
which:
fig. 1 shows a perspective view of a semiconductor substrate member with a 25
first region with a passive electrical component and a second region with an 
active semiconductor component integrated with the semiconductor substrate
member;
9fig. 2 shows a perspective view of the semiconductor substrate member of 
fig. 1 with additional component members mounted on one side of the 
semiconductor substrate member;
fig. 3 shows a perspective view of a solenoid inductor embedded in the 
semiconductor substrate member;5
fig. 4 shows a perspective view of a winding of an inductor embedded in the 
semiconductor substrate member;
fig. 5 shows a perspective view of a first coil and a second coil of an inductive 
transformer or a coupled inductor with coupled coils which can be embedded 
in the semiconductor substrate member;10
fig. 6 shows a perspective view of the toroidal inductor embedded in the 
semiconductor substrate member and having a inductor core which has an 
array of deep trenches.
fig. 7 shows a cross-sectional view of the inductor core which has an array of 
deep trenches;15
fig. 8 shows a cross-sectional view of a trench, of an inductor core, filled with 
a magnetic material;
fig. 9 shows a cross-sectional view of a trench, in an inductor core, filled with 
a magnetic material or magnetic particles suspended in epoxy;
fig. 10 shows a cross-sectional view of a trench, in an inductor core, 20
laminated with a first layer of a magnetic material and a second layer of a 
non-magnetic material;
fig. 11 shows a perspective view of the capacitor embedded in the 
semiconductor substrate member and cross-sectional views, A-A and B-B 
thereof;25
10
fig. 12 shows a cross-sectional view of another capacitor, which can be 
embedded in the semiconductor substrate member; and
fig. 13 shows cross-sectional view of yet another capacitor, which can be 
embedded in the semiconductor substrate member.
DETAILED DESCRIPTION5
In some embodiments, the semiconductor substrate member is embodied as
power supply in a package, PSiP, embodied as a micro-fabricated 3D 
passive interposer. The micro-fabricated 3D passive interposer may have a 
size less than about 40 by 40 by 1 mm, e.g. about 4 by 8 by 0.3 mm, and 
comprise 3D toroidal inductor with through-substrate vias, TSVs, and 10
through-substrate vias establishing interconnects from one side of the micro-
fabricated 3D passive interposer to the other. The power supply in a package 
may comprise a Buck converter or a Class DE resonant converter. The 
power supply in a package may comprise active components, such as one or 
more Field Effect Transistors, FETs, one or more gate drivers, and 15
capacitors. The power supply in a package may operate in accordance with 
zero-voltage switching (ZVS), e.g. in accordance quasi-square wave (QSW) 
mode, to convert a first DC voltage, e.g. about 5 VD, to a second DC voltage 
e.g. about 3.3 VDC. The power supply in a package may operate at a 
switching frequency above 5 MHz e.g. at about 22 MHz. The power supply in 20
a package may comprise a 3D air-core toroidal inductor e.g. of about 50-nH.
However, the claims are not limited thereto. A Buck-type converter, power 
supply in a package, was successfully tested with an output current from 0 to 
300 mA and an input voltage from 3.5 to 8.5 V. A peak efficiency of 83.0 % at 
300 mA output current was measured and a 1.15 Watts was delivered to a 25
load.
In some embodiments one or both of the first electrically conductive layer 
pattern and the second electrically conductive layer pattern extends across at 
11
least some of second region to electrically connect the active semiconductor 
component with the passive electrical component.
In this way the path of the electrical connection between the active 
component and the passive component can be made shorter and less prone 
to generating electromagnetic interference, EMI. Also parasitic elements can 5
be reduced.
Then interconnection between the active component and the passive 
component doesn't have to go via the PCB. This in turn reduces 
electromagnetic field radiation. Also, costs related to assembling may be 
reduced.10
It should be noted that the one or both of the first electrically conductive layer 
pattern and the second electrically conductive layer pattern extends in 
parallel horizontal planes e.g. at opposite (top and bottom) sides of the 
semiconductor substrate member. However, one or both of the first 
electrically conductive layer pattern and the second electrically conductive 15
layer pattern may follow topography, such as a submicron-topography of the 
semiconductor substrate member.
In some embodiments the one or both of the first electrically conductive layer 
pattern and the second electrically conductive layer pattern comprises a pad 
portion which is exposed for electrical connection by soldering, wire bonding 20
or flip-chip bonding.
Thereby, the semiconductor substrate member is configured for use as an
combined active-passive interposer. The pad portion enables interconnection 
with other components and/or a PCB by soldering or wire-bonding. In some 
embodiments the semiconductor substrate member comprises pad portions 25
on both a top side and a bottom side which enables stacking of multiple 
semiconductor substrate members.
12
Soldering may comprise using a solder paste or solder ball to electrically 
connect by heating to melt the solder.
Wire-bonding may comprise attaching a wire to the pad portion by applying
sufficient pressure and/or heat e.g. by ultrasound. The wire for wire-bonding 
may comprise a metal such as gold, aluminium, or copper as it is known in 5
the art.
Flip-chip bonding may comprise attaching a substrate to a PCB or another 
substrate by forming a ball or pillar of metal and gluing with an electrically 
conductive glue the ball or pillar to the substrate and the PCB or the other 
substrate.10
In some embodiments one or both of the first electrically conductive layer 
pattern and the second electrically conductive layer pattern comprises a 
portion, extending from or to the pad portion, which is covered by an isolation 
layer. The isolation layer may be e.g. silicon oxide (SiO2), aluminium oxide 
(Al2O3), or silicon nitride (Si3N4). The isolation layer may be applied using 15
methods known in the art.
In some embodiments the semiconductor substrate member comprises an 
inductor formed in the first region with an inductor winding of the inductor 
comprising:
- a first winding portion formed in the first electrically conductive layer pattern, 20
- a second winding portion formed by a first through-substrate-via,
- a third winding portion formed in the second electrically conductive layer 
pattern, and
- a fourth winding portion formed by a second through-substrate-via;
wherein the first, second, third and fourth portions are electrically connected 25
by the deposited electrically conductive material. 
13
Thereby a 3D inductor is formed. Such a 3D inductor may emit a significantly 
reduced electromagnetic field in a direction normal to the top and bottom 
surface of the semiconductor substrate member compared to a planar, e.g. 
spiral-shaped, inductor. Instead, the claimed inductor may have an 
electromagnetic field which is concentrated inside the volume of the 5
semiconductor substrate member.
In some embodiments the inductor is a solenoid inductor or a toroidal 
inductor.
In some embodiments an inductor winding circumscribes an inductor core, 
comprising a material selected from the group of: air, silicon, magnetic 10
materials, epoxy or a combination thereof.
In some embodiments an inductor winding circumscribes an inductor core, 
comprising magnetic particles suspended in epoxy. The epoxy material 
establishes spacing between the magnetic particles, thereby reducing eddy 
current loss. Thereby it is possible to strike a trade-off between an inductor 15
with an air core known to have low loss, low inductance and a magnetic core 
known to have high loss, high inductance.
In some embodiments an inductor winding circumscribes an inductor core
which has an array of deep trenches filled with or laminated with a magnetic 
material or magnetic particles suspended in epoxy. The array may comprise 20
one or more rows of deep trenches. A core may comprise an array with e.g. 
10 to 500 deep trenches.
In some embodiments an inductor winding circumscribes an inductor core
which has an array of deep trenches laminated with a first layer of a magnetic 
material and a second layer of a non-magnetic material. Thereby, the non-25
magnetic layer reduces eddy current loss since magnetic layers are 
separated by the non-magnetic layer. Thereby it is possible to strike a trade-
off between an inductor with an air core known to have low loss, low 
14
inductance and a magnetic core known to have high loss, high inductance.
Thereby vertical laminar layers are established.
In some aspects, the semiconductor substrate member comprises a layer or 
patch of an electrically non-conductive material (dielectric) at least covering 
some openings of the deep trenches when the trenches are laminated.  In 5
some aspects the layers are deposited by electro-deposition or atomic layer 
deposition.
In some embodiments the inductor comprises a first coil and a second coil 
circumscribing a common inductor core, wherein windings of the first coil and 
windings of the second coil are formed by the first electrically conductive 10
layer pattern and the second electrically conductive layer pattern and 
through-substrate vias. It should be noted that “windings” are windings of an 
inductor formed by depositing an electrically conductive material, rather than 
by winding a thread about the core.
A "through-substrate via" is a via formed by firstly etching a hole through the 15
semiconductor substrate member and then depositing an electrically 
conductive material to establish electrical connection from one side of the 
semiconductor substrate member to the opposite side e.g. extending 
between pads at the opposite sides. The electrically conductive material 
should be electrically isolated from the substrate material.20
In some embodiments the semiconductor substrate member comprises a 
capacitor formed by:
- a first capacitor member which comprises a conductive material deposited 
in first deep trenches extending from a first side of the semiconductor 
substrate; and25
- a second capacitor member which comprises a conductive material 
deposited in second deep trenches extending from a second side of the 
semiconductor substrate.
15
The conductive material deposited in the deep trenches extending from the
first side of the semiconductor substrate is electrically connected to the first 
electrically conductive layer pattern, and the conductive material deposited in 
the deep trenches extending from the second side of the semiconductor 
substrate is electrically connected to the second electrically conductive layer 5
pattern.
Reverting to the detailed description:
Fig. 1 shows a perspective view of a semiconductor substrate member with a 
first region with a passive electrical component and a second region with an 
active semiconductor component integrated with the semiconductor substrate10
member. The semiconductor substrate member 101 has a substantially 
plate-shaped form. For convenience the size of the semiconductor substrate
member 101 may be designated by a length along an x-axis, a width along a 
y-axis, and a height along a z-axis, as shown. Also, for convenience, the 
length and width are defined in a horizontal plane and the height in a vertical 15
direction. Further, for convenience, a top side refers to one side 107 of the 
semiconductor substrate member (e.g. the one facing upwards in the figure) 
and a bottom side refers to the opposite side 108 of the semiconductor 
substrate member (e.g. the one facing downwards in the figure).
The semiconductor substrate member 101 has a first region 102 and a 20
second region 103 which may be both defined in the horizontal plane. The 
regions may be associated with respective end-portions of the semiconductor 
substrate member or with another geometrical definition. The semiconductor 
substrate member may have a rectangular shape, a polygonal shape, a 
circular or oval shape or a combination thereof. Also, the first region 102 and 25
the second region 103 may have a rectangular shape, a polygonal shape, a 
circular or oval shape or a combination thereof. 
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One or more passive electrical components 104, e.g. selected from the group 
of inductors, capacitors and resistors, may be accommodated within the first 
region 102.
One or more active semiconductor components 111 may be integrated within 
a second region 103 of the semiconductor substrate member 101 by being 5
fabricated by a semiconductor fabrication process. The active semiconductor 
components may be selected from the group of transistors, diodes or any 
devices fabricated by a conventional semiconductor fabrication process. As it 
is known in the art, the semiconductor fabrication process may restrict 
transistors and diodes within the certain types e.g. CMOS types or bipolar 10
types. It should be noted that the one or more active semiconductor 
components 111 are depicted as a rectangular 3D space, however, as it is 
known within the field of semiconductors, multiple semiconductor 
components – such as arrays of semiconductor components may be 
arranged and electrically interconnected in such a 3D space, irrespective of 15
its shape.
One or more first electrically conductive layer patterns 105 of an electrically 
conductive material and one or more second electrically conductive layer 
patterns 106 of an electrically conductive material may be deposited on 
respective sides 107, 108 of the semiconductor substrate member 101. The 20
one or more first electrically conductive layer patterns 105 and the one or 
more second electrically conductive layer patterns 106 serves to electrically 
connect one or more passive components within the first region with one or 
more active components within the second region. Additionally, or 
alternatively, the electrically conductive layer patterns 106, 107 form at least 25
portions of the one or more passive components. The portions of the one or 
more passive components may be one or more of e.g. portions of inductor 
windings and portions of capacitor plates. In this respect the term 'windings' 
should be construed as being a winding of an inductor which is not "winded" 
as a thread, but rather a structure of an inductor. Further, the term 'capacitor 30
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plates' or simply 'plates' should be construed as serving the function of a 
capacitor plate, rather than necessarily having a plate-shape.
The semiconductor substrate member 101 has one or more, such as 
multiple, trenches 109 or through-holes 110 etched into, such as through, the 
semiconductor substrate member 101. The trenches 109 or through-holes5
110 are formed by an etching process, removing semiconductor material 
from the semiconductor substrate member within the first region. 
Subsequently, electrically conductive material is deposited at least on a 
bottom portion of a trench or on a sidewall of the through-hole to electrically 
connect to one or both of the first conductive layer pattern 105 and the 10
second conductive layer pattern 106.
In this way, one or more passive components can be formed and electrically 
connected to the one or more active components.
It should be known that one or more pad portions 112 may be arranged on a 
bottom side and/or on a top side of the semiconductor substrate member to 15
connect to the first electrically conductive layer pattern and/or second
electrically conductive layer pattern and/or to provide for mechanical support 
e.g. by soldering to another member such as a PCB.
An isolation layer 113 is deposited to electrically isolate the one or more 
conductive layers from the semiconductor material.20
In some embodiments the semiconductor substrate member 101 has a size 
of approximately 4-by-8 mm and thickness of about 280 µm. However, the 
semiconductor substrate member 101 may be larger or smaller than that e.g. 
up to 40-by40 mm and with thickness of about 200 µm to1100 µm.
Fig. 2 shows a perspective view of the semiconductor substrate member of 25
fig. 1 with additional component members mounted on one side of the 
semiconductor substrate member. Here, it is shown that the semiconductor 
substrate member 101 accommodates stacked, passive electrical 
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components 133. The stacked, passive electrical components 133 may be 
attached to the semiconductor substrate member by surface-mount 
soldering. It should be noted however, that the semiconductor substrate 
member 101 may accommodate stacked, active electrical components.
It should be noted that the stacked, passive electrical components 133 or the 5
stacked, active electrical components may be denoted discrete components 
in the sense that they are not integrated in the semiconductor substrate 
member.
It should be noted that the discrete components can be arranged anywhere 
on the semiconductor substrate member when attached at pad portions to 10
connect to circuitry integrated with the semiconductor substrate member.
Fig. 3 shows a perspective view of a solenoid inductor embedded in the 
semiconductor substrate member. The solenoid inductor 124 may be used as 
an alternative or in addition to the toroidal inductor. It should be noted that 
the semiconductor substrate member is shown only partially, not including 15
the first region 102 which accommodates the one or more active 
semiconductor components.
The solenoid inductor 124 is electrically connected with one or both first
electrically conductive layer pattern 105 and the second electrically 
conductive layer pattern 106 (not shown here). Thereby a 3D solenoid 20
inductor is provided in the semiconductor substrate member 101.
Fig. 4 shows a perspective view of a winding of an inductor embedded in the 
semiconductor substrate member. The winding 144 may be a winding of a 
solenoid inductor or a toroidal inductor. Multiple windings 144 are arranged 
next to each other and are electrically connected to form an inductor as it is 25
known in the art.
The winding 144 comprises a first winding portion 114 formed in the first 
electrically conductive layer pattern, a second winding portion 115 formed by 
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a first through-substrate-via, a third winding portion 116 formed in the second 
electrically conductive layer pattern, and a fourth winding portion 117 formed 
by a second through-substrate-via. The first, second, third and fourth portions 
are electrically connected by the deposited electrically conductive material.
In particular, it should be noted that one or both of the second winding portion 5
115 and the fourth winding portion 117 may comprise one or more first 
through substrate vias, TSVs. The through substrate vias may have e.g. a 
substantially circular cross-section or have a substantially rectangular cross-
section. The latter example can be described as a "vertical wall" rather than 
cylinders as shown.10
Fig. 5 shows a perspective view of a first coil and a second coil of an 
inductive transformer with coupled coils which can be embedded in the 
semiconductor substrate member. The inductive transformer is configured as 
a toroidal inductive transformer and comprises a first coil 126 and a second 
coil 127 circumscribing a common inductor core. The first coil 126 is shown 15
with relatively "wider" windings than the second coil 127, which has relatively 
"narrower" windings than the first coil 126. The first coil 126 and the second 
coil 127 are electrically isolated from each other. The windings "cross" each 
other at respective sides of the semiconductor substrate member, but not at 
the same side. Thus, with reference to the winding 144, for the first coil 126, 20
a first winding portion 114 formed in the first electrically conductive layer 
pattern, "crosses" a respective third winding portion 116 of the second coil 
127. One or both of the width and thickness of a winding of a respective coil, 
may be configured to carry a respective desired amount of electrical current. 
Fig. 6 shows a perspective view of the toroidal inductor embedded in the 25
semiconductor substrate member and having an inductor core which has an 
array of deep trenches. For illustration purposes the semiconductor substrate 
member is partially cut away to better show the inductor core, which has an 
array of deep trenches 119.
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As shown the deep trenches 119 are arranged as concentric, curved "vertical 
walls" to collectively substantially fit the space available within the core of the 
toroidal inductor or transformer as the case may be. The curved "vertical 
walls" are spaced apart in a direction normal to the wall. The walls may be 
divided into angular sections. 5
Fig. 7 shows a cross-sectional view of the inductor core which has an array 
of deep trenches. The cross-sectional view is also a cross-section of a 
portion of the semiconductor substrate member 101. The uppermost portion 
shown is an isolation layer 113, which isolates an electrically conductive 
material deposited in the deep trenches 119 in the inductor core from one or 10
more first electrically conductive layer patterns (not shown here) and from the 
semiconductor substrate 101.
Fig. 8 shows a cross-sectional view of a trench, of an inductor core, filled with 
a magnetic material. The magnetic material is deposited in a deep trench 
laminated with an isolation layer 113 which isolates an electrically conductive 15
material deposited in the deep trenches 119 in the inductor core from one or 
more first electrically conductive layer patterns (not shown here) and from the 
semiconductor substrate 101.
Fig. 9 shows a cross-sectional view of a trench, in an inductor core, filled with 
a magnetic material or magnetic particles suspended in an epoxy material.20
The magnetic material or magnetic particles suspended in an epoxy material 
is designated by reference numeral 120.
Fig. 10 shows a cross-sectional view of a trench, in an inductor core, 
laminated with a first layer of a magnetic material and a second layer of a 
non-magnetic material. The first layer 122 of a magnetic material is arranged 25
alternately with a second layer 123 of a non-magnetic material. The layers 
may continue substantially horizontally at the bottom of the trench to connect 
vertical layers at the side or sides of the trench – alternatively, the vertical 
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layers may terminate at the bottom of the trench with end portions of the 
vertical layers abutting a bottom portion of the trench.
Fig. 11 shows a perspective view of the capacitor embedded in the 
semiconductor substrate member and cross-sectional views, A-A and B-B 
thereof. The capacitor has a first terminal 136 and a second terminal 137. 5
The first terminal 136 and the second terminal 137 faces the same side of the 
semiconductor substrate member 101, but could also face opposing sides. 
The "capacitor plates" are implemented as deep trenches wherein an 
electrical conductive material is deposited to form an array of parallel "vertical 
walls" or "lamella" alternately electrically connected to the first terminal 136 10
and the second terminal 137 and alternately electrically isolated from the first 
terminal 136 and the second terminal 137. Otherwise, the parallel "vertical 
walls" are electrically isolated from each other. 
Cross-sectional view, A-A, shows that the first electrically conductive layer 
pattern 105, of which a portion may form a portion of the first capacitor 15
member 129, is arranged between isolation layers 113. One or more of the 
isolation layers may extend along sides and bottom of the deep trenches and 
across the semiconductor substrate member between the deep trenches e.g. 
to form a substantially coherent layer. The first electrically conductive layer 
pattern 105, of which a portion may form a portion of the first capacitor 20
member 129, may be deposited to form capacitor plates and to mutually 
connect the capacitor plates. Atop the first electrically conductive layer 
pattern 105, another one or more of the isolation layers may be deposited. 
One or more portions of the isolation layers may be removed e.g. by etching 
to expose electrical connection to the first electrically conductive layer pattern25
105 e.g. as shown at pad portion 112 at the top-side.
Correspondingly, at the bottom side, the second electrically conductive layer pattern
106, one or more portions of the isolation layers may be removed e.g. by 
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etching to expose electrical connection to the second electrically conductive 
layer pattern 106 e.g. as shown at pad portion 112 at the bottom side.
Cross-sectional view, B-B, shows essentially the same structure as shown in 
cross-sectional view, A-A. It can be inferred that the capacitor plates 
connected to respective capacitor terminals do not fully overlap, but rather 5
are displaced relative to each other longitudinally. However, various 
configurations of the capacitor plates are foreseeable, e.g. comprising that 
the capacitor plates fully overlap in a longitudinal direction.
The isolation layers 113 also provides electrical isolation between the 
capacitor plates and the semiconductor substrate.10
Fig. 12 shows a cross-sectional view of another capacitor, which can be 
embedded in the semiconductor substrate member. This configuration of a 
capacitor is suitable for implementing capacitors with relatively narrow 
trenches, which may be difficult to reliably made deep in the sense that they 
extend through the full depth (thickness) of the semiconductor substrate. An 15
unfilled trench 139 may reduce the thickness of the substrate at the area 
where the capacitor is embedded.
As shown, the wide and unfilled trench 139 is formed in the substrate from 
the top-side of the semiconductor substrate member. Inside the trench is 
deposited a portion of the first capacitor member 129 as a layer of conductive 20
material, which electrically is connected to the first electrically conductive 
layer pattern 105.
The capacitor is formed by realizing non-overlapping deep trenches from 
both top and bottom side of the substrate. Isolating layer 113 is applied on 
the top side bottom side and inside the trenches. Conductive layer from top 25
105 is deposited to for the first plate of the capacitor 131. The second plate of 
the capacitor 132 is realized by depositing a conductive layer 106 on the 
back side of the substrate. Another Isolation layer 113 may be deposited on 
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top and bottom of the substrate. Pads or pad openings 112 may be realized 
by etching the isolation layer for external connections.
The deep trenches are laminated with an isolation layer 138 to isolate 
capacitor plates of different polarity from each other and serves as the 
dielectric material of the capacitor. The isolation layer 138 may be made from 5
a material that has a different dielectric constant than the material of the 
isolation layer 113. The material of the isolation layer 138 may have a 
dielectric constant larger than e.g. 12 and to about 150 or up to about 200 or 
higher. The material of the isolation layer 138 may be a ceramic e.g. titanium-
oxide, which has may have a dielectric constant in the range of 86 to 173. 10
The material of the isolation layer 113 may be for example silicon-oxide or 
Aluminium-oxide.
Fig. 13 shows cross-sectional view of yet another capacitor, which can be 
embedded in the semiconductor substrate member. The capacitor is formed 
by realizing non-overlapping deep trenches from both top and bottom side of15
the substrate. Isolating layer 113 is applied on the top side bottom side and 
inside the trenches. Conductive layer from top 105 is deposited to for the first 
plate of the capacitor 131. The second plate of the capacitor 132 is realized 
by depositing a conductive layer 106 on the back side of the substrate. 
Another Isolation layer 113 may be deposited on top and bottom of the 20
substrate. Pads or pad openings 112 may be realized by etching the isolation 
layer for external connections.
A prototype of the device integrates two 40 V gallium-nitride field effect 
transistors (GaNFETs) driven by a high frequency half bridge gate driver and 
an in-silicon inductor in addition to input and output capacitors. The in-silicon 25
inductor could be fabricated with a nonmagnetic-core (e.g. air core, non-
conducting thermal conducting polymers) or integrated magnetic core (e.g. 
composite core by screen-printing, electroplated solid/laminated core). All the 
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mounted components are commercially available. The prototype device is 
configured as a zero-voltage switching buck converter power stage.
The proposed converter uses a CMOS compatible process to construct 3D 
passive components without affecting the active part of the silicon die. As an 
added value, the top side of the silicon die can be used to integrate the 5
components which are not compatible with integrated circuits processing like 
Gallium nitride FETs, Ceramic capacitors, etc. The mounted components are 
connected to the silicon devices using through silicon vias (TSVs) and/or 
conductive layers. The toroidal core can be fabricated with a wide range of 
core materials: air, silicon, non-conducting thermal polymers, composite core 10
(micro or nanoscale magnetic powders mixed in a non-conducting thermal 
polymer), micro-fabricated magnetic material (magnetic thin films, lamination 
thin films, deep-trench magnetic).
The proposed converter allows the lowest profile converters (basically silicon 
wafer thickness if no stacked components are used). Lower noise converters 15
are possible with technology due to shorter current loops and compact size.
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CLAIMS
1. A semiconductor substrate member (101), comprising:
- a first region (102) with a passive electrical component (104) with a first 
electrically conductive layer pattern (105) of an electrically conductive 
material and a second electrically conductive layer pattern (106) of an 5
electrically conductive material deposited on respective sides (107, 108) of 
the semiconductor substrate member; wherein a trench (109) or through-hole
(110) is formed in the substrate within the first region, and wherein the 
electrically conductive material is deposited at least on a bottom portion of 
the trench or on a sidewall of the through-hole and electrically connected to 10
one or both of the first conductive layer pattern (105) and the second 
conductive layer pattern (106); and
- a second region (103) with an active semiconductor component (111)
embedded in the semiconductor substrate member (101) by a semiconductor 
fabrication process.15
2. A semiconductor substrate member according to claim 1, wherein one or 
both of the first electrically conductive layer pattern (105) and the second
electrically conductive layer pattern (106) extends across at least some of 
second region (103) to electrically connect the active semiconductor 20
component (111) with the passive electrical component (104).
3. A semiconductor substrate member according to claim 1 or 2, wherein the 
one or both of the first electrically conductive layer pattern (105) and the 
second electrically conductive layer pattern (106) comprises a pad portion25
(112) which is exposed for electrical connection by soldering, wire bonding or 
flip-chip bonding.
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4. A semiconductor substrate member according to any of the preceding 
claims, wherein one or both of the first electrically conductive layer pattern
(105) and the second electrically conductive layer pattern (106) comprises a 
portion, extending from or to the pad portion (112), which is covered by an 5
isolation layer (113).
5. A semiconductor substrate member according to any of the preceding 
claims, comprising an inductor (124; 125) formed in the first region with an 
inductor winding of the inductor comprising:10
- a first winding portion (114) formed in the first electrically conductive layer 
pattern, 
- a second winding portion (115) formed by a first through-substrate-via,
- a third winding portion (116) formed in the second electrically conductive 
layer pattern, and15
- a fourth winding portion (117) formed by a second through-substrate-via;
wherein the first, second, third and fourth portions are electrically connected 
by the deposited electrically conductive material. 
6. A semiconductor substrate member according to claim 5, wherein the 20
inductor is a solenoid inductor (124) or a toroidal inductor (125).
7. A semiconductor substrate member according to claim 5 or 6, wherein an 
inductor winding circumscribes an inductor core (118), comprising a material 
27
selected from the group of: air, silicon, magnetic materials, epoxy or a 
combination thereof.
8. A semiconductor substrate member according to any of claims 5-7, 
wherein an inductor winding circumscribes an inductor core (118), comprising 5
magnetic particles suspended in epoxy.
9. A semiconductor substrate member according to any of claims 5-8,
wherein an inductor winding circumscribes an inductor core (118) which has 
an array of deep trenches (119;120;121) filled with or laminated with a 10
magnetic material or magnetic particles suspended in epoxy.
10.  A semiconductor substrate member according to any of claims 5-9, 
wherein an inductor winding circumscribes an inductor core (118) which has 
an array of deep trenches (121) laminated with a first layer (122) of a 15
magnetic material and a second layer (123) of a non-magnetic material.
11.  A semiconductor substrate member according to any of claims 5-10, 
wherein the inductor comprises a first coil (126) and a second coil (127) 
circumscribing a common inductor core, wherein windings of the first coil and 20
windings of the second coil are formed by the first electrically conductive 
layer pattern and the second electrically conductive layer pattern and 
through-substrate vias. 
12.  A semiconductor substrate member according to any of the preceding 25
claims, comprising a capacitor (128) formed by:
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- a first capacitor member (129) which comprises a conductive material 
deposited in first deep trenches (131) extending from a first side of the 
semiconductor substrate; and
- a second capacitor member (130) which comprises a conductive material 
deposited in second deep trenches (132) extending from a second side of the 5
semiconductor substrate.
13. A stack of components comprising one or more semiconductor substrate 
members according to any of the preceding claims, wherein at least one 
semiconductor substrate member comprises pad portions (112) on a top side 10
and pad portions (112) on a bottom side.
14. A DC-DC converter comprising a semiconductor substrate according to 
any of claims 1-13.
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ABSTRACT
A semiconductor substrate member (101), comprising: a first region (102) 
with a passive electrical component (104) with a first electrically conductive 
layer pattern (105) of an electrically conductive material and a second 
electrically conductive layer pattern (106) of an electrically conductive 
material deposited on respective sides (107, 108) of the semiconductor 
substrate member; wherein a trench (109) or through-hole (110) is formed 
(by etching) in the substrate within the first region, and wherein the 
electrically conductive material is deposited at least on a bottom portion of 
the trench or on a sidewall of the through-hole and electrically connected to 
one or both of the first conductive layer pattern (105) and the second 
conductive layer pattern (106); and a second region (103) with an active 
semiconductor component (111) integrated with the semiconductor substrate 
(101) by being fabricated by a semiconductor fabrication process. There is 
also provided a power supply, such as a DC-DC converter, embedded the 
semiconductor substrate member. 
(fig. 1 should be published)
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Abstract  Integration of power inductors is a roadblock in realizing highly miniaturized power supply in package (PwrSiP) and 
power supply on chip (PwrSoC). Inductors in such power system are used for energy storage and filtering, but they dominate in size and 
loss. This paper presents a novel 3D in-silicon through-silicon via (TSV) magnetic-core toroidal inductor for PwrSiP. The magnetic 
powder based core is embedded into TSV air-core inductor using a casting method. The unique air-core inductor design with a hollow 
core and suspended windings enable a complete core filling with microscale magnetic powders. The proposed casting method is simple, 
scalable, and generic for a wide range of magnetic powders. TSV magnetic-core inductors are fabricated in a compact size of 2.4 x 2.4 x 
0.28 mm with the core content varying from 63 to 88 weight percent of soft ferrite NiZn powders. The TSV magnetic-core toroidal 
inductors are fabricated and electrically characterized. Small-signal measurements show a three-fold higher inductance of 112 nH and a 
30% higher quality factor of 14.3 at 12.5 MHz for magnetic core inductors compared to similar TSV air-core inductors. The small-signal 
measurement results are verified by the modelled results. The total core loss is characterized by large-signal measurements. A suitable 
inductor is implemented in a 12-MHz buck converter that operates in a zero-voltage-switching mode. The converter achieves a peak 
efficiency of 72% and the output power of 2.4 W converting 12 to 5 VDC.  
Index Terms Microfabrication, Inductor, through-silicon vias, PwrSiP,  
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I. INTRODUCTION 
Miniaturization of power supplies are essential for the development of smart electronics systems e.g. internet of things 
(IoTs), light emitting diode (LED) lightings, and consumer electronic products [1] [3]. As more functions are packed 
in a limited space in such electronic systems, power supplies are required to be more compact and efficient with a lower 
manufacture cost [4] [6]. Monolithic integration of power supply system is  known as  power supply on chip (PwrSoC) 
solutions [5] [10], in which all active and passive components are integrated on the same die, has been widely 
investigated as an ideal solution. However, a shorter-term solution is the power supply in package (PwrSiP) [5], [6] in 
which the discrete inductors and capacitors are packaged together with the power management integrated circuits. The 
evolution of such integrated power systems is highly correlated to the increase in the switching frequency i.e. 10  20 
MHz for co-packaged or stacked PwrSiP and to the very high frequency range (30  300 MHz) for PwrSoC [9]. High 
switching frequency enables the use of smaller inductors which often dominate in size and loss [4] [6] allowing the 
integration of the inductors with other power components. 
Microelectromechanical system (MEMS) technologies have showed a great potential for making compact, 
high-performance integrated inductors for a wide range of operation frequencies from a few MHz to the VHF range [8], 
[9]. The important advantage of MEMS inductors over the traditional discrete inductors is the possibility for IC 
integration and miniaturization. However, the integration of the magnetic core in the inductor structure is essential to 
achieve high inductance density and efficiencies. Another important aspect for PwrSoC and PwrSiP in which the active 
components are integrated in proximity to the inductors is the electromagnetic interference (EMI).  
Toroidal inductors [11] [14] are known for low EMI due to the high flux confinement. Other geometries, for 
example spiral inductors [15], [16], racetrack inductors [17], [18], and three-dimensional (3D) solutions such as 
solenoid inductors [19] [21], often have strong out-of-plane stray fields. In addition, 3D toroidal inductors have a high 
inductance density and a high quality (Q) factor [22]. They are classified into on-silicon toroidal inductors [11], [23] 
and in-silicon toroidal inductors [14], [24] [26]. While the fabrication technologies of on-silicon inductors are 
comparatively simpler in-silicon inductors have two important advantages in a smaller inductor height and the 
possibility for advanced packaging solution for PwrSiP and PwrSoC. As the windings are embedded in the Si substrate, 
the inductor height reduces which is an advantage for IC implementation [27]. Second, because in-silicon inductors are 
often fabricated with TSVs, these can be used as a passive interposer for co-packaged or stacked PwrSiP integration. Li 
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et al. [28] have demonstrated a PwrSiP using an interposer with a spiral inductor sandwiched between two magnetic 
sheets. This approach is a promising packaging technology for PwrSiP and PwrSoC, however, the limiting factor in 
size is the fabrication of dense TSVs.  
Developing integrated inductors for PwrSiP often requires magnetic materials to achieve a useful inductance to 
operate at high-frequency range (10 - 20 MHz) [29]. Integration of the magnetic-core for the toroidal inductors is very 
challenging [26], [30]. Previous studies have reported on several deposition methods including electrodeposition, 
sputtering, and screen-printing, each of which has its own advantages and disadvantages as reviewed in [9]. Screen 
printing is a well-established and comparatively cheap technology that has been adopted for magnetic-core 
microinductors in the 1990s [31], [32]. The screen printing technique has the advantages of being a rather simple 
process with a wide range of printable materials, for example NiFe, NiFeCo for the KHz range, MnZn for frequencies 
below 5 MHz, and NiZn for an operating frequency as high as 10 MHz and above [28], [33]. NiZn is a preference due 
to its high resistivity and suitable relative permeability.  
In this paper, we report a high-Q magnetic-core TSV MEMS toroidal inductors for high frequency (10  20 MHz) 
power conversions. Our process is fully compatible with the screen-printing technique for production scaling. This is 
demonstrated using a proof of concept casting process, where the magnetic material is embedded into the 
pre-fabricated MEMS Through Silicon Vias (TSV) air-core toroidal inductors reported in our previous work [34]. The 
concept is demonstrated using but not limited to a magnetic composite consisting of a non-conducting elastomer 
(PDMS) and 17-µm-diameter NiZn powders. The TSVs are fully filled with copper (Cu) to enhance the current 
handling capability which is tested up to 1.6 A. Adding the magnetic composite into the hollow air core improves 
significantly the electrical performance of the TSV inductors, i.e. 3 times higher inductance and 30% higher quality 
factor. The magnetic core also improves thermal dissipation and mechanical stability compared to the air-core 
inductors with suspended windings. A power converter with a switching frequency of 12 MHz was designed, and using 
its design specifications, a tailored TSV magnetic-core toroidal inductor is designed, fabricated, characterized, and 
implemented.  
This paper is organized as follows: Section II presents the fabrication of the TSV magnetic-core toroidal inductor 
using a proof-of-concept casting process. Section III presents the magnetic characterization of the magnetic-core 
material and electrical characterization of the fabricated TSV inductors. The measurement results are compared to the 
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modelled results. Section IV describes the implementation of a 12-MHz buck converter using a TSV magnetic-core 
toroidal inductor and GaN FETs. The last section concludes the paper. 
II. TSV MAGNETIC-CORE TOROIDAL INDUCTOR 
For the operational frequencies from 10 to 20 MHz, an inductance of 100s of nH is needed to achieve higher power 
converter efficiency and density. Magnetic core based inductors achieve significantly higher inductance densities in 
comparison to their air core equivalents, resulting in lower ripple current in the converter and lower losses. Fig. 1 shows 
the proposed TSV magnetic-core toroidal inductor fabricated based-on a pre-made TSV air-core inductor using a 
simple casting and curing process for the subsequent filling of the magnetic composite.   
 
Fig. 1.  A schematic of the TSV magnetic-core toroidal inductor fabricated with 50-µm-diameter TSVs, 50-µm-thick Cu windings, 
and an embedded magnetic core consisting of 17-µm-diameter soft magnetic NiZn powders mixed in a non-conducting polymer 
PDMS. The arrows illustrate the direction of the input current (IIN) and output current (IOUT).  
The TSV air-core toroidal inductor is fabricated by a novel MEMS fabrication process reported in [34]. The process 
developed is based on MEMS fabrication technologies with the focus on CMOS compatibility, scalability, and 
flexibility. The process consists of 12 steps and 4 photomasks. The inductors used in this paper have 25 turns, the foot 
print is 5.5 mm2, the TSV diameter is 50 µm, the inductor height is 250 µm, and the top and bottom conductors are 
50-µm-thick.  
Further, a composite magnetic core is filled into the hollow core of the TSV air-core toroidal inductor for making an 
isotropic toroidal core. The composite core consists of a polymer matrix material and soft-ferrite magnetic powders. 
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The polymer must be a non-conducting material with a low dielectric constant and a high resistivity to minimize 
parasitic capacitance and eddy-current losses. The soft ferrite powders must have low coercivity (Hc) for 
high-frequency operations, high resistivity ( ) for low eddy-current losses, and the powder diameter has to be smaller 
than the inductor winding gap of 90 µm.  184, Dow Corning, 
USA) and FP350 (PPtechnology, USA) - fully-sintered soft ferrite NiZn powders are selected as the matrix polymer 
and the magnetic powders, respectively. 
 
 
(g) 
Fig. 2.  A manual casting process for magnetic core fabrication. (a) Step 1: a stainless-steel mold with a 0.4-mm-deep, 6 x 6 mm 
cavity, (b) Step 2: casting of the composite material into the mold, (c) Step 3: a planarization step is done to get a uniform 
composite layer with a thickness of 0.4 mm. This is designed to be 50 µm higher than the inductor thickness of 350 µm to avoid 
overfilling of the core material over the copper windings. (d) Step 4: immerging of the air-core inductor into the composite layer, 
(e) Step 5: the core is cured at 75 oC for 3 hours, (f) Step 6: the inductor is released from the mold. (g) A cross-sectional micrograph 
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of a fabricated TSV magnetic-core toroidal inductor scanned by an X-ray inspection system XD7600NT (Nordson DAGE Corp., 
UK). 
The fabrication process is described in Fig. 2 and animated in the Supplementary Video V1. A mixture of PDMS 
and FP350 NiZn ferrite powders are prepared and casted into a stainless-steel mold. The stainless-steel mold has two 
parts: a flat bottom plate and a top plate with a 5x5 mm, 400-µm-deep cavity. Two parts are attached together to create 
the mold in which the FP350-PDMS composite is printed (step 2, Fig. 2b). A planarization step is done to get the 
desired composite thickness of 400µm (step 3, Fig. 2c). An air-core toroidal inductor is immerged slowly into the mold 
until the top windings are covered. The sample is cured at 75 oC for 3 hours on a hot plate. The magnetic-core inductor 
is obtained after releasing from the mold (Step 6, Fig. 2f). Fig. 2g shows a cross-sectional micrograph of the fabricated 
TSV magnetic-core inductors scanned by an X-ray inspection system XD7600NT (Nordson DAGE Corp., UK). It is 
clearly shown that the magnetic core is fully filled without air-voids. In addition, it is noticed that the magnetic material 
covers the top and bottom windings thus confining the out-of-plan one-turn flux to further minimize the EMI issue. 
The important parameters in the casting process are (i) a high-concentration core for a high inductance density, (ii) 
a homogeneous core with uniformly distributed magnetic powders for a good isolation between the powders, and (iii) a 
void-free filling without air gaps. In case of distributed air gaps, these will reduce the effective core volume thus 
reducing the effective permeability (µeff). In addition, they can create thermal instability due to the thermal expansion 
generated by the cycled temperature during operation. The casting process is optimized towards these objectives by 
varying the powder content (CFP350). A high CFP350 increases the possibility of forming air gaps. Six inductors were 
fabricated with the CFP350 varies from 63 to 88 weight percent (wt%). The results are described in Table I and Fig. 3. At 
CFP350 = 88 wt%, big air avoids were observed as shown in Fig. 3b. The maximum CFP350 is 84 wt% for a void-free core 
as shown in Fig. 3c. Other factors are the curing temperature and curing pressure. A curing temperature was optimized 
at 75 oC.  
The uniformity of the core depends on the size of the magnetic powders which must be smaller than the winding gap 
of 90 µm. Due to the limiting winding gap, it is required to perform a grinding step [35] for bigger powders or to use 
finer powders e.g. sub-micron or nanoscale powders [36] [38]. The inductors made of finer powders will have higher 
packaging factors thus achieving higher inductance. The proposed process has an advantage in the flexibility to 
implement different magnetic materials and matrix polymers for other applications e.g. thermal conductive polymers 
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for better thermal dissipation. The proposed fabrication process was made on individual inductor dies but it can be 
scaled to the wafer-level processing by using a well-established screen-printing technique. 
 
Fig. 3.  X-ray micrographs of the fabricated TSV inductors. (a) A 25-turn, 350-µm-thick TSV air-core toroidal inductor. TSV 
magnetic-core inductors with the soft content CFP350 = (b) 88 wt% and (c) 84 wt%. The micrographs were captured by an X-ray 
inspection system XD7600NT.  
TABLE I 
OPTIMIZATION OF CORE CONCENTRATION 
No. FP350 
(g) 
PDMS 
(g) 
Weight percent 
(wt%) 
Effective 
µr 
Fabrication results 
1 1 0.5 63 2.3 Fully filled 
2 1.5 0.5 71 2.4 Fully filled 
3 2 0.5 77 2.5 Fully filled 
4 2.5 0.5 81 2.7 Fully filled 
5 3 0.5 83 3.0 Fully filled 
6 3.8 0.5 89 - Big air gaps 
III. ELECTRICAL CHARACTERIZATION 
A. Small Signal Measurement 
The TSV air-core and magnetic-core toroidal inductors were electrically characterized using a precision impedance 
analyzer and vector network analyzer (VNA). The two-port scattering-parameters were measured on a E5071C VNA 
(0.3 MHz  20 GHz, Agilent, USA) with 500-µm-pitch ground-signal (GS) probes connected to two terminals of the 
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inductors as shown in Fig. 1a. The measured S-matrix was then converted to the Z-matrix which is used to extract the 
i.e. resistance and inductance. The bias measurements were done by using a HP4285 
LCR meter and a current source HP42841.  
Fig. 4 presents the small-signal measurement results of the air-core and magnetic-core TSV toroidal inductors. The 
inductances measured at 1 MHz of the air-core and magnetic-core inductor are 38.2 nH and 86.0 nH, respectively. The 
calculated inductances using equation (1), are 37.5 nH (air core) and 85.2 nH (magnetic core). Several models for the 
TSV air-core toroidal inductor are presented in [22], [39] [41]. A parasitic capacitance model is presented in [40]. The 
air-core inductance is calculated by eq (1) with two terms created by an N-turn poloidal current and a single-turn 
toroidal current, respectively. From 1 to 50 MHz, this model has less than 6.7 % error compared to the measured 
air-core inductance. The inductance of the TSV magnetic-core toroidal inductor (Lmag) is calculated using a relative 
permeability µr =2.4 which is measured by a high-frequency permeameter (PMM-9G1; Ryowa Electronics Co., Ltd., 
Japan). It is assumed that in the frequency range below 50 MHz, the permeability is frequency-independent. In Fig. 4a, 
L decreases slightly with frequency resulting in a slight inductance drop of 4 % at frequencies above 40 MHz. On the 
other hand, the modelled inductance, which is calculated as the imaginary part of the inductor impedance, increases 
slightly at the frequency above 40 MHz due to a resonant effect with the measured resonant frequency of 142 MHz. 
The inductance model for Lmag has less than 5.5 % error for the TSV magnetic-core toroidal inductor:  
 
  
where N is the number of turns, h is the inductor height,  is the relative permeability of the core material,  and  is 
the inner and outer radius of the TSV toroidal inductor.  
Fig. 4b shows the measured and calculated AC resistance (Rsmall) of the TSV air-core and magnetic-core inductors. 
In this model, it is assumed that the current in the TSVs, top and bottom conductors flows in a skin depth facing the 
high-field inner region of the toroidal core. The TSV air-
at 12.5 MHz. The calculated resist -core, 
the model has an error less than 10 % for frequencies up to 25 MHz. The magnetic-core inductor has a higher resistance 
The small-signal resistance (Rsmall) is modelled with a winding resistance 
and an equivalent eddy-current-loss resistance. The winding resistance includes TSVs resistance (Rvia) and slab 
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resistance (Rslab) which are calculated by eq (2) [40] and (3), respectively. The trapezoidal wet-etched profile of the top 
and bottom windings is accounted in eq (3).  
 
 
 
 
where ni and no are the number of the inner and outer TSVs.  is the conductivity of the winding material and 
is the skin depth where f is frequency, µ is copper permeability -7 H/m), and  is copper 
conductivity. h is the wafer thickness and dvia = 50 µm is the diameter of the TSVs. The top and bottom slab resistances 
are calculated using the same eq (3) by replacing the slab length (l) by the top slab length (ltop) and the bottom slab 
length (lbot). ltop and lbot are calculated by the eqs. (4) and (5), respectively. Gw = 90 µm is the winding gap.  
  
 
 
It is noted that the Q model is less accurate at frequencies above 20 MHz with more than 11 % error. This is because 
the modelled resistance is lower than the measured resistance. The resistance model does not account for the proximity 
effect between the winding slabs and TSVs. An additional contribution to the resistance is a high current density at the 
connections between TSVs and the perpendicular winding slabs. This effect is not considered in the resistance model.  
As shown in Fig. 4a, the TSV magnetic-core inductor has a peak Q of 14.3 measured at 12.5 MHz as compared to a 
peak Q of 10.3 at 47 MHz of the air-core inductor. The increased Q for the magnetic core device is due to the higher 
inductance and lower eddy current losses in the core material at lower frequencies. On increasing frequencies, the eddy 
current losses in core increase, reducing the inductance and hence the Q-factor. The inductances measured at 1 MHz of 
the air-core and magnetic-core inductor are 38.2 nH and 86.0 nH, respectively.  
IEEE Transactions on Power Electronics 
 
  
(a) (b) 
Fig. 4.  Small signal measurement and the modeling results of the TSV inductors. (a) Measured inductance of the air-core (Lair) 
and magnetic-core (Lmag) TSV inductors and the quality factor of the air-core (Qair) and the magnetic-core (Qmag) TSV inductors. 
The magnetic -core inductor has a higher peak Q of 14.3 at 12.5 MHz compared to the peak Q of 10.7 at 47 MHz. (b) The measured 
resistance of the TSV air-core (Rair) and magnetic-core (Rmag) inductors. The discontinuous lines show the calculation results.  
  
(a) (b) 
Fig. 5.  (a) Measured small-signal Lmag, Rmag, Qmag as a function of core content CFP350 measured at 12.5 MHz. (b) Lmag versus bias 
current (Ibias) from 0A to 1.2A. The dashed lines are 3rd-order polynomial fitting curves. A saturation current of 1.6 A is estimated 
with a 20 % drop of inductance. 
Fig. 5a shows the measured Lmag, Rmag, and Qmag of the TSV magnetic-core inductors fabricated with a core 
concentration (CFP350) from 63 wt% to 84 wt%. The measurements were operated at 12.5 MHz. As expected, Lmag 
increases from 86 nH to 112 nH for CFP350 from 63 wt% to 84 wt%. Rmag increases with higher CFP350 due to an increased 
eddy-current loss in larger soft-ferrite volumes. This results in a decrease of Qmag from 14.3 to 11.5. Even though 
adding the magnetic core improves the Q factor by 30 % compared to that of the air-core inductor, the peak Q still 
decreases with an increasing CFP350. Adding more core material introduces more core eddy-current losses in the device 
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which has a higher frequency dependency than copper eddy current losses. In addition, because the winding resistance 
is altered by the strong magnetic field generated in the magnetic core, adding more core material will affect the current 
density and hence the winding resistance.  
Furthermore, the fabricated TSV magnetic-core inductors were characterized under a DC bias current (IDC) from 0 
to 1.2 A as shown in Fig. 5b. All tested inductors showed a similar inductance drop of 14.1 % (at IDC = 1.2 A) from its 
initial inductance (at IDC = 0 A). This drop is due to the saturation response of the soft magnetic materials to the applied 
field, hence the effective core volume reduces gradually. This reduction results in a lower effective permeability of the 
core thus reducing the inductance. As the bias current increases, the core is gradually saturated and thus the inductance 
decreases. The saturation current (Isat), which is defined by a 20 % drop in inductance, is estimated to be 1.7 A from the 
extrapolating 3rd-order polynomial fitting curve.  
Table II compares the small-signal performance of the fabricated TSV magnetic-core inductors to the prior art of 
MEMS power inductors. The demonstrated TSV inductors (this study) have a higher Q factor than most of the 
integrated inductors reported in [9] and in Table II while the inductance and DC resistance are in the same range. The 
TSV toroidal inductors occupy a footprint of 2.4 x 2.4 mm and a height of 0.28 mm. The proposed inductors are 
evaluated and compared using a figure of merit (FOM) which is calculated by , where 
,  is the peak small-signal Q, and V is the volume of the fabricated inductor including the substrate thickness 
for our inductors. The fabricated TSV magnetic-core toroidal inductors have a higher FOM than most of the reported 
inductors. The FOM employed here includes both the dc and ac performance of the device, which in most cases are 
inversely dependent. For example devices which achieve higher inductance densities (solenoid) with increased 
windings, typically have higher QAC, but suffer from higher DC resistance. Similarly, devices achieving higher 
inductance densities with increase magnetic core contribution (stripline) have improved dc losses in comparison to 
their ac performance. Hence, a FOM where both these factors are considered presents a more realistic comparison 
between the different devices. One factor still not included in the FOM is the current handling capability of the device, 
as this data is not widely reported, the authors have chosen to use the FOM metric described above in this study. 
The performance of the TSV inductors can be improved further by optimizing the winding design, for example 
smaller winding gaps for higher winding density and larger and denser parallel TSVs for lower winding resistance. 
Alternative advanced magnetic materials e.g. iron-based nanocrystalline materials [36] [38] with high saturation and 
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high permeability can be used to enhance the inductance and power density. The magnetic materials have to be 
pre-sintered to avoid a high-temperature sintering process which is incompatible with CMOS fabrication technologies. 
TABLE II 
SMALL-SIGNAL PERFORMANCE OF THE TSV MAGNETIC-CORE TOROIDAL INDUCTOR COMPARED TO THE PRIOR WORKS  
Study Inductor Core L (nH) Qmax @ f 
(MHz) 
RDC  
 
Isat  
(A) 
Footprint 
(mm2) 
Height  
(mm) 
Figure of Merit (FOM) 
 
This study In-Si 3D toroid NiZn + PDMS 85 14.3 @ 12.5 230 1.6 5.6 0.35 1.21 
In-Si 3D toroid NiZn + PDMS 112 11.5 @ 12.5 265 1.6 5.6 0.35 1.15 
UF [35] In-Si 2D spiral NiZn + PDMS 390 10 @ 6 140 - 9 0.83 0.71 
UF [24] In-Si 3D toroid NiZn + PDMS 160 10.5 @ 14 265 - 169 0.32 0.05 
HKUST [25] In-Si 3D toroid MnZn + PDMS 43.6 16.2 @ 65 280 - 2.9 - - 
Gatech [14] In-Si 3D toroid Air 60 17.5 @ 70 191 - 36 0.6 0.11 
Gatech [26] In-Si 3D toroid CoNiFe  1000 18 @ 1 700 - 100 1 0.05 
UF: University of Florida, USA; HKUST: Hong Kong University of Science and Technology, Hong Kong; Gatech: Georgia 
Institute of Technology, USA. 
However, small-signal measurements are not sufficient to evaluate the magnetic-core inductor due to the different 
loss mechanisms in the core, including hysteresis loss and anomalous loss which only appear at large ac currents. 
Characterization and testing of the magnetic-core inductors in large-signal condition (i.e. large amplitude AC signal or 
in power converter) is discussed in the next section. 
B. Large Signal Measurement  
The large-signal losses of the TSV magnetic-core inductor was measured in the frequency range from 10 to 15 MHz. 
The measurement setup consists of two blocks: the signal generation system and the measurement system. The signal 
generation system generates a sinusoidal excitation current with a high-amplitude, high-frequency AC current along 
with a DC bias current. The AC current is generated by a signal generator E8257D (250 KHz  20 GHz, Agilent, USA) 
and then amplified by an RF-amplifier model 25A250A (10 kHz - 250 MHz, Amplifier Research, USA). A DC bias 
current is generated by a bench top power supply 72-10480 (3A, TENMA, Japan). The voltage and current across the 
inductor are sensed by 1.5 GHz active probes (Tektronix, USA) and recorded by a mixed domain oscilloscope 
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MDO3104 (Tektronix, USA). The details of the measurement technique including current sensing and compensation 
are reported in [42]. 
  
Fig. 6. The large-signal inductance and resistance (Rtotal) of a 63-wt% TSV magnetic-core inductor with a 200-mA peak-to-peak 
AC current and DC currents (0  1.6 A).  
Fig. 6 shows the large-signal testing results of a 63-wt% TSV magnetic-core toroidal inductor. The inductance and 
total resistance (Rtotal) were measured with a DC bias current from 0 to 1.6 A and a 12.5 MHz, 0.2 A AC current. The 
inductance drops 17 % at bias current of 1.6 A giving an estimated saturation current of 1.7 A. Rtotal increases from 1 to 
2 as the frequency increase from 10 to 15 MHz. Rtotal includes all core losses including the hysteresis loss and the 
anomalous loss which are neglected in small-signal measurement due to smaller excitation AC currents. The measured 
Rtotal is shown in Fig. 6. It is noted that Rtotal  with an increased bias current from 0 to 1.6 A. 
This can be explained by the fact that when some portion of the core enters saturation, the effective core volume 
reduces. The saturated core volume does not contribute to the inductance but also does not add to the losses. Hence, 
increasing the DC current leads to a lower inductance and a lower AC core resistance. 
Fig. 7 show the core loss separation from the large-signal testing of 63-wt% TSV magnetic-core inductor. The total 
loss (Ptotal) consists of four losses including eddy-current core loss and winding loss (Pe + Pw),hysteresis loss (Ph), and 
anomalous loss (Pa). Ptotal is calculated from the large-signal resistance by Ptotal = Rtotal.Iacrms2. It is interesting to note, as 
the test frequency is increased from 10 MHz to15 MHz, the contribution of Pe+ Pw decreases from 49% to 35 % of the 
total loss. Assuming that the magnetic core does not significantly alter the current density in the copper windings, the 
winding resistance is the same for the TSV air-core and magnetic-core toroidal inductors. Hence, by subtracting the 
air-core resistance, the increased resistance is due to the added magnetic core. This increased resistance results in an 
additional core loss which is considered as the eddy-current loss (Pe). Pe contributes an average proportion of 13.6 ± 
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0.15 % to Ptotal at the frequency from 10 to 15 MHz. This is because the magnetic powders have high resistivity and 
they are isolated with high-resistivity PDMS.  
 
  
Fig. 7.  Core loss separation of a 63 wt% TSV magnetic-core toroidal inductor based on large-signal measurements. The 
winding loss and eddy-current loss (Pw + Pe) from small signal measurement, the hysteresis loss (Ph), and the anomalous loss (Pa) 
are shown in the percentage measured from 10 to 15 MHz  
The core loss is analyzed as follows: The eddy-current loss in powder-core inductor is empirically modelled by the 
model developed by Skarrie [43] The measured small-signal resistance as the experimental data to determine the 
eddy-current loss coefficient. A similar method was reported in [44]. The hysteresis loss is modelled using (6) [45], and 
the anomalous loss, which is the subtraction of the total loss to the other losses, is calculated by Pa = Ptotal - Pe - Ph.  
 (6) 
where f is the excitation frequency, Bsat is the saturation magnetic flux density, Bac is the applied AC flux density, and 
Hc is the coercivity. 
The proportion of the hysteresis loss is therefore corresponding to 41 % and 29 % the total core loss at 10 and 15 
MHz. The anomalous loss, which is the subtraction of the total loss to the other losses, is calculated by Pa = Ptotal - Pe - 
Ph. It is noted that the anomalous loss contributes 9% and 37% of the total loss at 10 MHz and 15 MHz, respectively. 
The loss mechanism of the anomalous loss is often explained as excess eddy-currents which appear along the ferrite 
grain boundaries when subjected to fast switching, large ac fields. This is different to traditional eddy currents which 
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are a macroscopic loss, primarily frequency-dependent phenomena and appear within the material to oppose flow of 
flux. The anomalous losses are dependent both on frequency and amplitude of applied ac fields.  
From the calculated losses, equivalent resistances for the core loss can be calculated to build an equivalent model of 
the TSV magnetic-core toroidal inductor (Fig. 8) which can be used for inductor design.  
 
Fig. 8.  An e  model of the complex impedance (Z) of the TSV air-core toroidal inductor with a winding resistance (Rw), an 
ideal inductance (L), and a winding capacitance (Cp). An equivalent core resistance (Rc) representing the total core loss is added to 
model the TSV magnetic-core toroidal inductor. Cp includes a terminal capacitance (Cter) between inductor input and output and N 
 1 turn-to-turn capacitance (Ctt) connected in serial.  
IV. 12 MHZ BUCK CONVERTER 
A high frequency soft-switching buck converter was designed and implemented using an 85-nH TSV 
magnetic-core toroidal inductor and gallium nitride (GaN) field effect transistors (FETs). A schematic of the 
is shown in Fig. 9a. The converter consists of two EPC8004 40 V GaN FETs (QHS and QLS) 
driven by a LM5113 high speed gate driver, a TSV magnetic-core toroidal inductor (L), input capacitors (CIN) and 
output capacitors (COUT). The power stage is driven by a tunable pulse width modulator with an adjustable dead time 
capability. A summary of the designed voltage regulator components is shown in Table III. 
 
Fig. 9: A schematic of a buck converter using two 40-V GaN FETs and a TSV magnetic-core inductor. 
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TABLE III 
TESTING SPECIFICATION FOR A BUCK CONVERTER 
Parameter Value Description 
VIN 12 V Input Voltage 
VOUT 3.3  5 V Output Voltage 
IOUT 0  0.5 A Output Current 
fSW 12 MHz Switching Frequency 
L 85 nH Inductance 
 
Fig. 10: (a) Simulated waveform of the high-side gate voltage (VHS-GATE), (b) Simulated waveform of the inductor current, (c) 
Simulated and measured waveforms of the switching voltage (VSW). 
The detailed operation of such zero-voltage switching (ZVS) converter using an air-core spiral inductor is reported 
in [46]. The converter along with the TSV inductor is simulated using LT-spice. The simulation model for the inductor 
was built based on the small-signal and large-signal measurements to account for the winding loss and the core losses. 
Fig. 10 presents the simulated and measured waveforms. Fig. 10a shows the simulated waveforms of the high-side gate 
voltage with 3.3 V output voltage. The switching voltage (VSW) waveforms verify that the converter is operating in 
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ZVS mode. Fig. 10b shows the simulated inductor current which consists of a 0.5 A DC current and a 0.84 A RMS AC 
current. The measured waveform at the switching node is shown in Fig. 10c which indicates that the converter operates 
in ZVS when the FETs are turning ON. It is also noted from the measured waveform that the converter is partially soft 
switching due to the probe capacitance loading effect. Fig. 11 out) as a 
function of the output current (Iout) from 0 to 0.5 A for two output voltages of 3.3 V and 5 V. The converter achieves a 
peak efficiency of 71.6 % at Vout = 5 V and Pout = 2.4 W.  
The power loss of the TSV magnetic-core toroidal inductor in the converter is determined by the thermal 
measurement method [47] via DC power loss. The power loss is 0.63 W and 0.79 W for Vout of 3.3V and 5 V, 
respectively. Fig. 12 shows the thermal images of the inductor under the AC power loss in the converter (Fig. 12 a, b) 
and the DC power loss (Fig. 12 c, d). It is noted that in the magnetic-core inductor, the heat is dissipated more uniformly 
through the magnetic core confirming the advantage of the magnetic core for better heat transfer. The thermal 
performance could be further improved by replacing PDMS by a thermal epoxy e.g. EPO-TEK® 921-FL (Epotek, 
USA has thermal conductivity = 1.1 W/mK, and high resistivity > 6. 1011 ).  
 
Fig. 11: The measured efficiency ( ) and output power (Pout) with the output current (IOUT) from 0 to 0.5 A. The output voltage 
(VOUT) is 3.3 V and 5 V. A peak  of 71.6 % and a maximum Pout of 2.4 W was achieved at VOUT = 5 V. 
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Fig. 12: Thermal image of a TSV magnetic-core inductor in the converter at IOUT = 0.5 A with the output voltage of (a) Vout = 3.3 V, 
(b) Vout = 5.0 V. A thermal image of the inductor under a DC power loss of (c) 0.63 W (VDC = 0.56 V, IDC = 1.11 A) and (d) 0.79 W 
(VDC = 0.65 V, IDC = 1.23 A). The DC power loss in the inductor is 0.63 W and 0.79 W for Vout of 3.3 V and 5V, respectively.  
V. CONCLUSION 
A high-Q TSV magnetic-core toroidal inductor for high frequency (10  20 MHz) power conversions has been 
reported. The TSV magnetic-core toroidal inductors were modelled, fabricated, characterized and tested in a 
high-frequency converter. The fabricated TSV NiZn-core toroidal inductors have a peak Q factor of 14.3 and an 
inductance of 85  112 nH. A selected inductor was used to implement a 12-MHz ZVS buck converter which achieved 
a peak efficiency of 72 % and successfully delivered 2.4 W to the output at the input voltage of 12 V and the output 
voltage of 3.3 V and 5 V. The magnetic core was integrated using a simple casting process with the potential of printing 
a wide range of microscale magnetic powders for other applications. Furthermore, using TSVs to build the in-Si 
inductor could enable the fabrication of passive interposers with integrated 3D inductors for PwrSiP and potentially for 
PwrSoC integration.  
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Abstract— Miniaturization of power supplies is required for 
future intelligent electronic systems e.g. internet of things devices. 
Inductors play an essential role, and they are by far the most 
bulky and expensive components in power supplies. This paper 
presents a miniaturized microelectromechanical systems 
(MEMS) inductor and its performance in a very high frequency 
(VHF) power converter. The MEMS inductor is a silicon-
embedded air-core toroidal inductor, and it is constructed with 
through-silicon vias, suspended copper windings, silicon fixtures, 
and a silicon support die. The air-core inductors outperform the 
silicon-core inductors with higher quality factor at higher 
frequency. This is verified by small-signal measurements. A 20-
turn air-core inductor achieved an inductance of 44.6 nH and a 
quality factor of 13.3 at 33 MHz, while a silicon-core inductor 
with the same geometry has a quality factor of 9 at 20 MHz. A 
DC-DC class-E boost converter is designed and implemented 
using the fabricated MEMS air-core inductor and a high-
performance 65 V gallium nitride field effect transistor. The VHF 
converter achieved a peak efficiency of 78 % at the input voltage 
of 6.5 VDC. The MEMS inductor can carry 1 A RMS AC current 
at 33 MHz and delivers 10.5 W to the output. 
 
Index Terms— Microelectromechanical systems, inductor, DC-
DC power converters, zero voltage switching, gallium nitride. 
 
I. INTRODUCTION 
OWER supplies are essential sub-systems for modern 
intelligent electronic devices and systems. They are found 
in customer electronics, light emitting diode (LED) lightings, 
and internet of things (IoTs) [1][3]. Size, weight, life time, 
and cost are critical for such applications. While most 
electronic systems have been advanced rapidly with a 
dramatic decrease in size and cost, power supply technology is 
lagging behind. Power supplies are still bulky, inefficient, and 
costly [4][6]. Power supply in package (PwrSiP) [5], [6] and 
power supply on chip (PwrSoC) [5][10] are the vision of 
power supplies with high efficiency, high power density, and 
low cost.  
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Developing integrated power converter requires 
miniaturization of energy-storing elements and makes them 
compatible with the processing flow of integrated circuits. 
Increasing the switching frequency to the very high frequency 
range (VHF) (30 MHz  300 MHz) allows the inductance 
values needed for PwrSoC to drop to tens of nanohenries (nH). 
Taking advantages of microelectromechanical systems 
(MEMS) fabrication technologies, miniaturized silicon-based 
inductors can be fabricated with high quality factor, high 
operating frequency, and high inductance thus enabling their 
usage in power supplies as energy storage elements. There are 
two categories of microfabricated inductors: magnetic-core 
and non-magnetic core inductors. Magnetic-core inductors are 
typically fabricated with magnetic thin films and two-
dimensional (2D) windings such as spiral inductor [11], [12] 
and race track inductor [13][16]). Three-dimensional (3D) 
windings such as solenoid inductor [17], [18], and toroidal 
inductor [19], [20] are also possible. High inductance density 
can be achieved with high permeability core materials, but 
excessive core loss at VHF operating range is still a major 
challenge.  
Air-core inductors are another solution for VHF power 
supplies. They have the advantage of no core loss and high 
frequency operation [21]. Previous works reported on air-core 
inductors including 2D planar inductors [22], [23], on-
substrate 3D inductors [24], [25], and substrate-embedded 3D 
inductors [26], [27]. In many air-core inductors, the silicon 
substrate fully or partially remained, which causes undesired 
parasitic capacitance and eddy-current losses. Thus, quality 
factor and operating frequency are reduced [27]. Therefore, in 
the ideal aircore inductor design, the entire core must be 
removed. 
Indeed, with the inductance of tens of nH [22], [26], [27], 
air-core inductors are suitable for VHF converters. Resonant 
converters allow the utilization of soft switching techniques 
due to the intrinsic alternating behavior of current, voltage or 
both by controlling the switches. Soft switching is desired to 
minimize the switching losses in the semiconductor devices 
[28]. High-performance gallium nitride field effect transistors 
(GaN FETs) have shown a great potential for high-voltage, 
VHF power supplies. GaN FETs have superior gate charge 
characteristics compared to other semiconductor transistors 
[29], [30]. The gate charge (QG) multiplied by the on-
resistance (RDS_ON) figure of merit shows that GaN FETs can 
be driven easily compared to their silicon counterparts. 
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A DC-DC resonant converter consists of two stages which 
include an inverter stage and a rectifier stage. An inverter 
stage converts the DC input voltage to AC voltage or current, 
where after a rectifier stage converts AC current or voltage 
output of the inverter to a DC voltage or current. A common 
example of a rectifier stage is a class-D current-driven rectifier 
that was thoroughly studied and presented in [31], [32].  
Inverter design is more challenging. Two examples of 
inverter topologies are class-E and class-D. The advantage of 
class-E inverter is that only one low side switch is needed to 
realize a power stage. However, they have a high voltage 
stress factor across the switch (drain-to-source voltage divided 
by the input voltage). This voltage stress can be 3.5 to 4 times 
higher than input supply voltage [33][37]. As a result, a high 
voltage switch with high breakdown voltage is required.  
Class-D inverters on the contrary utilize two switches and 
have lower voltage stress on switches. The voltage stress 
equals to the input voltage which allows the usage of higher 
speed, lower voltage devices [36], [38]. To control two 
switches, precise design of the gate driver circuitry is needed 
to avoid cross conduction through the switches which may 
cause catastrophic failure. Other inverter topologies involve 
extra circuit components to solve the problem of high voltage 
stress on the switches [34], [36].  
In this paper, a new silicon-embedded air-core toroidal 
inductor is presented. It has minimal parasitic capacitance and 
no substrate eddy-current losses due to a complete removal of 
silicon core. The miniaturized inductor is fabricated by an 
advanced 3D MEMS fabrication process, characterized by 
small-signal measurement, and demonstrated in a resonant 
power converter. The resonant boost converter is based on an 
agile Schottky-diode based class-D current-driven rectifier and 
a class-E inverter. The MEMS inductor is used in the resonant 
network, and a 65 V GaN FET is used as a switch. The 
converter is optimized to operate in zero voltage switching 
(ZVS) mode for minimal switching losses. Large signal high-
frequency performance of the fabricated inductor is tested in 
terms of electrical and thermal performance, and AC current 
capability.  
The paper is organized as follows. Section II presents the 
design and fabrication of the silicon-embedded air-core 
toroidal MEMS inductor. Section III describes small signal 
characterization of the MEMS inductor. IV presents design 
and simulation of a class-E boost converter. Converter 
performance is presented in Section V, and conclusions follow 
in Section VI. 
II. INDUCTOR DESIGN AND FABRICATION 
A. Inductor Design 
The proposed design of a MEMS air-core toroidal inductor 
is shown in Fig. 1. It is constructed with copper-filled through 
silicon vias (TSVs), suspended top and bottom windings, five 
silicon fixtures, and a silicon support die. The TSVs are 
positioned accordingly to toroidal shape with one TSV at the 
inner ring and two parallel TSVs at the outer ring. The number 
of fixtures is selected for mechanical stability of the suspended 
windings. The copper windings are attached to the silicon 
support die by silicon fixtures that cover outer TSVs and 
secure the suspended windings. The layout of input and output 
terminals includes ground-signal-ground pads for on-wafer 
measurement and two 800 µm x 800 µm pads for connecting 
to PCB by wire bonding or flip-chip bonding. The direction of 
current flow is illustrated by the arrows in Fig. 1. The current 
flows from the input terminal through the windings, comes 
back to wafer backside, and gets out to the output terminal via 
through-silicon interconnects as shown by the arrows in Fig. 1.  
This air-core design has four main advantages: low parasitic 
for high Q at high frequency, no substrate eddy-current losses 
due to a complete removal of silicon core, low 
electromagnetic interference (EMI) by using self-contained 
magnetic flux within the toroidal structure, and high 
compactness with the silicon-embedded construction.  
B. Fabrication Technology 
The MEMS inductor is fabricated by a novel 3D fabrication 
process. The process is developed based on MEMS fabrication 
technologies with the focus on complementary metal oxide 
semiconductor (CMOS) compatibility, scalability, and 
flexibility. The inductors can be fabricated with a wide range 
of geometry and sizes. The process consists of 12 steps and 4 
photomasks. The details of fabrication process can be found in 
our fabrication paper [39]. In this paper, the fabrication 
process is summarized in four steps (Fig. 2a) as follows.  
First, the TSVs are created by deep reactive ion etching 
(DRIE) (Fig. 2a). A 350-µm-thick silicon wafer is etched 
through with holes (50 µm diameter) and narrow fixture 
trenches (3 µm and 7 µm width) which are defined by 
photolithography. The holes are etched through, while the 
trenches are not. By the end of step 1, hollow silicon TSVs are 
created. Second, copper is deposited as the conductive 
material (Fig. 2b). After depositing insulation layers including 
aluminum oxide (Al2O3) and silicon dioxide (SiO2), copper is 
electroplated into the TSVs and on both wafer sides. The 
 
Fig. 1.  3D design of the MEMS air-core toroidal inductor with important
features: copper-filled through-silicon vias (TSVs), suspending windings,
silicon fixtures, silicon support die, pads for measurement and packaging, and
ground-signal-ground probes for wafer-level characterization. The direction
of inductor current is depicted by the arrows.  
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aluminum oxide (Al2O3) is deposited by atomic layer 
deposition (ALD) using a process developed for depositing 
Al2O3 on high-aspect-ratio structures [40]. Third, an etching 
mask is created prior to removal of the silicon core. A 50 nm 
layer of ALD Al2O3 is deposited. Photoresist (AZ 4562, 
Microchem., USA) is then spray-coated followed by 
photolithography. It is crucial for the resist to fill and seal the 
fixture trenches prior to the next Al2O3 wet etching step using 
buffered hydrofluoric acid (BHF). Last, the silicon core is 
removed using isotropic dry etching by an inductively coupled 
plasma (ICP) silicon etching tool followed by releasing steps 
including BHF wet etching, deionized water rinsing, and 
nitrogen drying. By utilizing Al2O3 deposited on the fixture 
trenches as an etch stop, the silicon core can be removed 
completely without damaging silicon fixtures. The fixture 
trenches define the silicon fixtures and support die, thus 
defining the toroidal core. The process temperature is kept 
below 200 oC, and this enables post MEMS processing on 
CMOS wafers and avoid damaging the existing active 
electronics.  
The fabricated MEMS air-core toroidal inductor is shown in 
Fig. 2. It has 20 turns, 350-µm-tall, and the footprint is 9 mm2. 
The silicon core was removed completely while the silicon 
fixtures and support die remained undamaged. No winding 
deformation was observed after the releasing steps. 
The fabrication process has the advantages of fabricating 
inductors with a wide range of sizes and shapes. A process 
yield of 95% was achieved. Magnetic composite core 
inductors can also be made using the fabricated TSV air-core 
inductors and a simple screen-printing process. One limitation 
of the process is a large winding gap of 94 µm due to the Cu 
wet-etching step. This can be improved by a minor 
modification in step 2 of the process. For example photoresist 
is used as a mold for electroplating of Cu. 
The thermal and mechanical stability of the fabricated 
inductors were tested with a thermal cycling test (250 cycles, -
45 to 155 oC) and a drop test up to 2 m, respectively. The 
results are also presented in our fabrication paper [39]. The 
inductors with the turn/fixture ratio from 6 (30 turns:5 
fixtures) to 10 (30 turns:3 fixtures) were tested. They showed 
good stability after the tests. The suspended windings did not 
deform and the inductors were still functional. If a higher 
robustness is required, the air core inductor can be filled with 
epoxy for stability enhancement.  
III. SMALL SIGNAL CHARACTERIZATION OF INDUCTOR 
Air-core and silicon-core MEMS inductors were electrically 
characterized from 0.9 to 110 MHz using a precision 
impedance analyzer (Agilent 4294A). A dedicated PCB (Fig. 
3a) is used as the interface to test the MEMS inductors. An 
inductor is mounted on the test board using epoxy which is 
cured at 220 oC for 30 minutes using a convection oven. The 
inductor input and output terminals are connected to the test 
board through three 30-µm-diameter gold wires. Impedance 
analyzer calibration is done with short connection, open 
connection, and 50 . The calibration boards are shown in 
Fig. 3b. Short connection is made by three parallel gold wires. 
Inductance (L), quality factor (Q), and AC resistance (RAC) are 
measured (Fig. 3c, d).  
The air-core inductor has an inductance of 44.6 nH, Qpeak of 
13.3 at 33.2 MHz. The silicon-core (  = 1 - 20 cm) inductor 
has an inductance of 43.7 nH and lower Qpeak of 9 at lower 
frequency of 20 MHz. The optimal operating frequency of the 
air-core inductor to be used in the converter is at 33 MHz. At 
33 MHz, the AC resistance (RAC) of the air-core inductor is 
0.65  which is two times lower compared to 1.25  of the 
Fig. 2.  (a) A four-step fabrication process of MEMS air-core toroidal inductor viewed from direction A-A. Step 1 is to create 50-µm-diameter through-silicon
vias (TSVs) in a 350-µm-thick wafer by deep reactive ion etching and atomic layer deposition. Step 2 includes deposition of insulation layers 50 nm aluminum
oxide (Al2O3) and 1.5 µm silicon dioxide (SiO2), electroplating of copper in TSVs and top and bottom conductors, and copper wet etching to define the toroidal
windings. Step 3 starts with protecting copper windings by aluminum oxide followed by photolithography of spray-coated resist and wet etching using
hydrofluoric acid. Step 4 is to etch the silicon core using dry ICP etching and release the suspended windings by wet etching and drying steps. (b) A secondary
electron microscopy (SEM) micrograph of MEMS air-core inductor with 1.5 mm outer diameter, 0.75 mm inner diameter, 20 turns, 350 µm height, and 50 µm
TSV diameter. The thickness of top and bottom windings is 50 µm. Winding gap is 94 µm. 
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silicon-core inductor. The increase in resistance results in a 
lower Q factor in the Si-core inductors. This is due to a higher 
parasitic capacitance and the substrate eddy-current loss of the 
Si-core inductor. The measured results showed a three-fold 
higher parasitic capacitance in the Si-core inductor with 11.5 
pF compared to 3.7 pF of the air-core inductor, thus allowing 
the air-core inductor to operate at higher frequency with 
higher Q factor. This paper focuses on the characterization and 
demonstration of the fabricated air-core inductors, and the 
models of the air-core toroidal inductors can be found in [41]
[43]. 
IV. CLASS-E RESONANT BOOST CONVERTER 
A. Converter Design 
To test the inductor, a class-E resonant boost converter has 
been selected. The converter is designed to operate in ZVS 
mode at 33 MHz where the inductor has a maximum Q of 
13.3, RAC of 0.65 , and L of 44.6 nH. Fig. 4a shows the 
topology of the resonant converter. The converter consists of 
two parts: rectifier and inverter.  
The first part is a class-D current driven rectifier [31], [32] 
which is used to drive the load resistance. The rectifier allows 
DC power flow through D2 to the load and AC power flow 
through rectification act. A similar concept was reported in 
[28] where a resonant type rectifier was used instead of class-
D in this case. A reported resonant rectifier [28] is not used in 
this converter to reduce the amplitude of high frequency 
current flowing in the inductor under test. This will prevent 
extra AC losses in the inductor. It is beneficial to deal with D1 
as a freewheeling diode when L2 current becomes negative. 
The second part is the inverter which consists of an input 
choke (L1), a GaN FET (M1), a capacitor (Cext) and finally the 
inductor under test (L2). The GaN FET is driven by a logic 
buffer with an output stage of five inverters connected in 
parallel as shown in Fig. 4b. The frequency is set by a silicon 
oscillator with a fixed duty cycle of 50 %. L2 is used as a part 
of the resonant network, and it also delivers DC current to the 
load. L1 has a high inductance and it is mainly carrying DC 
current so, the AC losses are minimal. 
The working principle of the proposed converter is 
described by analyzing the steady-state waveforms of 
switching node voltage (VSW), gate voltage (VGS), and 
inductor under test current (IL2). It is assumed that the 
converter perfectly operates in ZVS mode, i.e. the charge 
stored in the equivalent output capacitance (Ceqv) of M1 is 
fully discharged before the FET turns on. One switching cycle 
can be divided into five-time sub-intervals or states as 
(a) 
 
(b) 
Fig. 4.  Circuit diagram of (a) Class E resonant boost converter includes a
Class E inverter and a Schottky-diode based class D current driven rectifier.
The converter is optimized for zero voltage switching at 33 MHz. (b)
frequency-tunable gate driver using silicon oscillator and variable resistor
with fixed 50% duty cycle.   
  
(a) (b) 
 
(c) 
 
(d) 
Fig. 3.  Small signal characterization of air-core and silicon-core toroidal 
inductors. (a) PCB test board. An air-core inductor is glue-mounted and 
connected to the test board through three parallel gold wires. (b) A device 
under test (DUT) and calibration structures including short connection, open 
connection, and 50 . (c) Measured inductance (L) and quality factor (Q) in 
the frequency range from 0.9 MHz to 110 MHz. (d) Measured AC resistance 
(RAC) in the frequency range from 0.9 MHz to 50 MHz. Air-core and silicon-
core inductors have inductance of 44.6 nH and 43.7 nH. Air-core inductor is 
better than silicon-core inductor with higher Qpeak of 13.3 at higher frequency 
of 33 MHz. 
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illustrated in Fig. 5 and Fig. 6.  
State 1: the GaN FET M1 is turned on by the gate driver.  L1 
is charged linearly from VIN. L2 is discharges through D2 and 
delivers energy to the load until IL2 = 0. In ideal operation 
condition, it is required to switch M1 on when the drain to 
source voltage is 0 V to achieve soft switching. 
State 2: the equivalent capacitance of D1 is discharged 
through L2. IL2 changes direction making D2 reverse biased 
and D1 forward biased. L1 is still being charged by VIN. During 
this interval, the current flowing in the GaN FET M1 is the 
summation of IL1 and IL2 Fig. 5. 
State 3: M1 is turned off by the gate driver. L2 continue 
discharging through D1 and charging the equivalent output 
capacitance for the GaN FET (Ceqv). Ceqv is a combination of 
the GaN FET output capacitance and an external ceramic 
capacitor in the circuit (Cext). As a result, the switching node 
voltage (VSW) is rising. By the end of interval 3, L2 is fully 
discharged (IL2 = 0) and IL1 reaches its peak current. 
State 4: D2 is forward biased while D1 is reverse biased. A 
part of the stored charge in L1 is used to charge Ceqv so, VSW 
keeps increasing. Some energy is also transferred to the load 
through L2 which is charging in the same time. By the end of 
interval 4, Ceqv is fully charged and VSW reaches a maximum 
voltage. 
State 5: D1 is off and D2 is forward biased. Ceqv starts to 
discharge and its current combined with IL1 flows to the load. 
L2 keep charging until IL2 reaches its peak value when VSW 
equals VOUT. L2 then discharges through D2 to the load until 
IL2 equals IL1 (Ceqv is fully discharged). 
B. Simulation 
The proposed converter topology is simulated in LT-Spice. 
The input voltage (VIN) is set to be 8.4 VDC with a fixed 20  
load.  The simulated waveforms of the switching node (VSW), 
GaN FET gate-to-source voltage (VGS), and the inductor 
current (IL2) are shown in Fig. 6. The switching frequency was 
chosen to be 33 MHz to match the peak quality factor of the 
MEMS air-core inductor. VSW waveform indicates that the 
converter is operating close to ZVS mode. Ceqv is tuned 
externally to achieve ZVS operation since L2 is fixed at 45 nH. 
A 180-pF external capacitor (Cext) was optimized to achieve 
soft switching operation at 33 MHz. The choke inductor L1 is 
set to a high inductance value as it is assumed to carry DC 
current with a small AC ripple. L1 is chosen to be 1 µH. From 
the waveform of IL2, the root mean square (RMS) inductor 
current is around 1 A with an average of 0.56 A DC. The 
(a) State 1: M1 ON, D1 OFF, D2 ON 
(b) State 2: M1 ON, D1 ON, D2 OFF 
(c) State 3: M1 OFF, D1 ON, D2 OFF 
(d) State 4: M1 OFF, D1 OFF, D2 ON 
(e) State 5: M1 OFF, D1 OFF, D2 ON 
Fig. 5.  Working principle of a Class E resonant boost converter is described by
analyzing five states of GaN FET (M1), Schottky diodes D1, and D2
corresponding to five time intervals of one switching cycle.as shown ¨' in Fig.
6. The fade color represents the off state of the device.  
 
(a) 
(b) 
Fig. 6.  Simulated waveforms of (a) Voltage at switching node (VSW) and gate
voltage (VGS), (b) inductor under test current (IL2) as function of time from 0 to
60 ns i.e. 2 switching cycles at 33 MHz. A fixed load is set to be 20 . One
cycle is divided into five time intervals corresponding to five operation states
of M1, D1, and D2.  
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simulated voltage conversion ratio (VOUT/VIN) is 1.56. 
V. EXPERIMENTAL RESULTS AND DISCUSSIONS 
The proposed converter is implemented on a 4 cm x 4 cm 
PCB (Fig. 7). There are two main blocks corresponding to an 
inverter and a rectifier (Fig. 7a). A gate driver with tunable 
silicon oscillator is in the first inverter block. The gate driver 
is powered by a 5 V external voltage source. Based on 
simulation results, all components are selected as presented in 
Table I. A MEMS air-core inductor is mounted using epoxy 
and connected to the PCB using gold wire bonding. A 
magnified view of L2 is shown in Fig. 7b. Here, the integration 
of L2 is the prime interest because it is used as an energy-
storage element in the resonant network. L2 carries a high-
frequency AC current, it is therefore challenging to integrate 
due to the excess core loss. On the other hand, L1 is a 1-µH 
choke inductor that is used to block the AC current and only 
carries DC current. The integration of such inductors is less 
challenging because the unwanted high-frequency effects e.g. 
eddy currents, core loss, and EMI are not crucial. This allows 
the use of low-frequency, high-permeability magnetic 
materials e.g. permalloy (NiFe) and supemalloy (NiFeMo). 
The measurement results are shown in Fig. 8 with the 
measured waveforms of gate and drain voltages. A close 
operation to ZVS can be observed in Fig. 8 from the 
waveform of VSW when VSW returns to zero before M1 is 
turning on. Fig. 9 shows the measured efficiency ( ), power 
loss (PLOSS), output voltage (VOUT), and output power (POUT) 
of the converter with a sweep of input voltage (VIN) from 3 V 
to 10 V. The average conversion ratio (VOUT/VIN) is 1.48. The 
efficiency without gate driver loss ( WO_GD) increases from 
73.4 % to 77.3 % with VIN from 3 V to 10 V, and then 
saturates with an efficiency of about 77 %. The converter 
achieved a peak efficiency of 77.3 % at an input voltage VIN = 
6.5 V with an output voltage of VOUT 9.7 V and an output 
power level of POUT  = 6.1 W. The total power loss PD is 1.5 
W. The converter can delivery up to 14.5 V VOUT and 10.5 W 
POUT. At the target switching frequency of 33 MHz, the gate 
driver loss is 0.15 W. The efficiency including the gate driver 
loss and the oscillator ( W_GD) is 75.5%. For testing purposes, 
the gate driver is built externally, but the gate driver loss can 
be reduced by proper design of the gate driver with an 
integrated circuit process. 
The MEMS inductor AC power loss was estimated via DC 
power loss using thermal measurement method. The idea is to 
drive an increasing DC current through the inductor until its 
thermal image is matched with its thermal image during AC 
converter operation. The DC power loss is obtained by 
multiplying the inductor voltage by the applied DC current. 
Fig. 10b and c show a matching of inductor temperature for 
the AC and DC power loss, respectively. A DC current of 1.53 
A was measured with a 0.646 V DC voltage. The DC power 
loss is then calculated to be 0.98 W which equals to the AC 
power loss. In addition, the high-temperature DC resistance of 
the inductor is measured to be 0.42 . 
Fig. 10 shows thermal images of the converter with 8.4 V 
VIN. The GaN FET temperature is 77.4 oC. Because of Cu 
reflects in the thermal image, an absolute thermal 
measurement of Cu is not possible, and the copper windings 
TABLE I 
COMPONENT SELECTION 
Symbol Part number Description 
L2 - 44.6 nH, air-core toroidal inductor 
M1 EPC8002 65 V GaN FET 
L1 LQM32PN1R0MG0L 1 µH, 1.8 A, Multilayer inductor  
D1, D2 PMEG4010BEA 40 V, 1A, Schottky diode  
CIN GRT188R61H225KE13D 2.2 µF, 50 V, X5R (quantity = 3) 
COUT GRT188R61H225KE13D 2.2 µF, 50 V, X5R (quantity = 3) 
I<1:6> 74LVC1GU04GW-Q100H Logic inverter chip (quantity = 6) 
M1 LTC6905CS5 Tunable silicon oscillator 
Cext GRM1885C1H181JA01D 180 pF ceramic capacitor 
 
(a) 
(b) 
Fig. 7.  (a) Optical image of the converter. (b) A close-up images of an air-core 
toroidal inductor which is mounted onto PCB by cured epoxy glue. Electrical 
connections are made by three 30-µm-diameter gold wires bonded in parallel. 
Fig. 8.  Measured waveforms. (a) Voltage at switching node (VSW), (b) Gate 
voltage (VGS). 
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temperature can be estimated by matching the measured DC 
resistance at room temperature to the DC resistance measured 
at high temperature. The details of DC resistance measurement 
at room temperature and the method to estimate the absolute 
Cu temperature are presented in the Appendix. The 
temperature of the copper windings is calculated to 108 oC 
which is slightly above the temperature of the silicon die in 
Fig. 10b. The thermal performance of the air-core inductor can 
be improved by implementing a thermal pad underneath the 
inductor. 
For better performance, the toroidal windings can be further 
optimized to achieve a lower resistance and a higher 
inductance density which will result in smaller inductors. The 
improvements can be made on the TSV design, e.g. increasing 
the diameter and the density of the circular TSVs will result in 
a lower resistance. Alternatively, using a single rectangular 
outer TSV will also increase winding coverage and lead to a 
lower resistance. Parallel inner TSVs will have a significant 
improvement in the resistance, but the effective toroidal-core 
volume will reduce. This can be done with a two-step deep 
reactive ion etching (DRIE) and electrodeposition process. A 
simple process modification can increase the winding 
thickness and density: using mold-based electrodeposition as a 
replacement for copper wet-etching. Mold-base technology 
was reported in [44] for a racetrack inductor, which has a 
copper thickness of 85 µm and a winding gap of 5 µm.  
The heat-dissipation performance of the air-core and Si-core 
inductors was compared in our fabrication paper [39]. The 
efficiency is 64 % with the Si-core inductor and 68% with the 
air-core inductor with 30 oC higher than that of the air-core 
inductor. Indeed, the Si core has a much higher thermal 
conductivity for heat dissipation, but with the same windings, 
the air-core inductor has lower resistance compared to that of 
the Si-core due to: capacitive coupling and the eddy-current 
loss in the Si substrate. At 33 MHz, the Si-core inductor has a 
resistance of 1.25  compared to 0.65  of the air-core 
inductor. To further improve heat dissipation, the MEMS air-
core inductor can be filled with thermal epoxy, which has a 
better thermal conductivity and extremely high resistivity. E.g. 
EPO-TEK® 921-FL (Epotek, USA) which has k = 1.1 W/mK, 
and  > 6. 1013 cm. We developed a screen-printing process 
and demonstrated an implementation of a magnetic composite 
core using epoxy and NiZn powders [45]. This process can 
also be used for making a thermal-epoxy core inductor. 
VI. CONCLUSION 
A study on silicon-embedded air-core toroidal MEMS 
inductor for PwrSoC applications has been presented. The 
proposed microfabrication process enables fabrication of 3D 
MEMS toroidal inductor with a unique air-core design. The 
inductors are embedded in a silicon substrate with through-
(a) 
(b)
Fig. 9.  Characterization results of boost converter using a microfabricated air-
core inductor. (a) Efficiency of the converter without loss in gate driver
( wo_GD), with loss in gate driver ( wo_GD), and total power loss (PLOSS) including
gate driver loss of 0.15 W versus input voltage (VIN). (b) Output power (POUT)
and output voltage (VOUT) versus VIN. 
(a) 
  
(b) (c) 
Fig. 10.  (a) Thermal images of converter with VIN = 8.4 V captured by FLIR 
camera T600 (FLIR, USA) using standard lens. Close-up thermal images of the 
microfabricated inductor for two cases: (b) large signal performance with AC 
current from the converter and (c) DC current testing with an equivalent 
thermal performance. DC power loss in the inductor is 0.98 W with 1.53 A DC 
current and 0.646 V. The close-up images were captured by a FLIR close-up 
IR 2.9x lens with 50 µm detector pitch. The measurement condition is with air-
flow and without thermal pad for cooling down underneath the die. There is 
signal reflected from the board which induces biases to the measured 
temperature. 
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silicon vias and suspended copper windings. The silicon-core 
has been removed completely to increase the quality factor 
and operating frequency. Air-core and silicon-core inductors 
were electrically characterized and compared. The results 
imply that the air-core inductors are better for very high 
frequency operation with higher quality factor at higher 
frequency. The MEMS air-core inductor has a quality factor of 
13.3 at 33 MHz while a silicon-core inductor has a quality 
factor of 9 at 20 MHz. A VHF class-E boost converter was 
designed and optimized for zero voltage switching using the 
MEMS inductor and a GaN FET. The testing results showed 
that the inductor can handle an RMS current of 1 A and 
deliver a maximum power of 10.5 W to the output with a peak 
efficiency of 77.3 %. Based on our results that laid the 
cornerstone of MEMS inductor applications in power 
converters, we believe that MEMS inductors will play an 
important role for the development and realization of the 
PwrSoC vision.  
APPENDIX 
The absolute temperature of the copper windings (T) can be 
estimated by a linear approximation (1) [46].  
  (1) 
where  = 4.29 (ppm/K) is the temperature coefficient of 
copper. T0 is room temperature of 22 oC. RT is the DC 
resistance measured at T oC which equals to 0.42 . R0 is the 
DC resistance measured at room temperature. R0 At room 
temperature, the DC resistance (R0) is re-measured precisely 
by applying a small DC current and measure the voltage 
across the inductor. An average R0 of 0.308  is measured 
including gold wires and PCB parasitic. The details of DC 
resistance measurement are presented in Table II. The absolute 
temperature of the copper windings (T) is calculated to be 108 
oC. 
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Abstract
An increased attention has been detected to develop smaller 
and lighter high voltage power converters in the range of 50V 
to 400V domain. The main applications for these converters 
are mainly focused for Power over Ethernet (PoE), LED 
lighting and AC adapters. This work will discuss a study of 
using enhancement mode gallium nitride switches to form a 
50V quasi-square-wave zero-voltage-switching buck 
converter running at 2-6 MHz under full load. The designed 
converter achieved 83% efficiency converting 50V input 
voltage to 12.2V at 9W load. 
1 Introduction 
The demand for smaller size and lighter weight power 
converters has led the development of higher switching 
frequency converters. With silicon MOSFETs reaching its 
performance limits [1], new routes for research have led to 
achieve switching at high frequency (3MHz - 30MHz) and 
above [2, 3, 4, 5, 6, 7]. These routes are new semiconductor 
materials, innovative packaging, and converter topologies in 
addition to high frequency passives development.  
Operating at high frequencies enables the integration of the 
magnetic components and other passive elements achieving 
higher power densities [8]. For high input voltage converters, 
operating at high frequency should be combined with a kind 
of soft switching techniques to avoid excess power losses 
which can lead to converter thermal run-away. For sake of 
integrating and increasing the power densities to higher 
levels, wide bandgap materials provided the needed switching 
performance.
It has been reported by many researchers that gallium nitride 
(GaN) devices has promising figure of merits (FOM). The 
theoretical lateral devices on-resistance of the MOSFET times 
the gate charge of GaN was reported in Figure.1 which shows 
the superiority of GaN HEMT for two different feature sizes 
especially at higher breakdown voltages [9].  
This paper investigates the advantages and requirements of 
using enhancement mode gallium nitride (eGaN) based 
switches in a high frequency high voltage power converter. 
Figure 1: Analytical FOM of lateral power switches: Si 
NMOS, GaAs pHEMT, and GaN HEMT for two minimum 
feature sizes [9] 
2 Gallium Nitride Versus Silicon 
Gallium nitride has a higher bandgap and electron mobility 
compared to silicon, silicon carbide and gallium arsenide 
which make gallium nitride the preferred material for this 
research [3]. GaN FETs have a potential for development. It 
is more expensive than silicon counterparts but with designs 
shift towards using them will reduce the price and hopefully 
enables more integration into the same die. The authors 
collected FETs parameters to compart the figure of merits for 
silicon switches and GaN switches. The results were collected 
from more than 140 MOSFET datasheets. 
The first figure of merit represents the on-resistance of the 
switch times the total gate charge is shown in figure 2a. The 
resulting graph shows the superiority of GaN devices over 
silicon devices and the gap increases as high as the 
breakdown voltage goes. 
Figure 2b shows a second figure of merits graphed against 
maximum drain to source voltage. The second FOM 
represents the gate to drain charge times the on-resistance of 
the switch. The figure also shows better GaN performance 
compared to silicon. 
3 Theory of QSW-ZVS Buck Converter 
The most basic step down switching converter is the buck 
converter. The buck converter can operate in a continuous-  
2a.  summary of high voltage FETs  b. summary of high voltage FETs 
Figure 2: Summary of gallium nitride FETs vs. silicon MOSFETs figure of merits 
conduction mode (CCM) or in a discontinuous conduction 
mode (DCM), depending on the waveform of the inductor 
current. In CCM, the inductor current flows during the entire 
cycle, whereas in DCM the inductor current flows only during 
part of the cycle. In DCM, it falls to zero and remains at zero 
for some time interval, before it starts to rise again in the next 
cycle. Operation at the boundary between CCM and DCM is 
called the critical conduction mode as shown in figure.3. For 
synchronous buck converter, which uses two switches to chop 
the input DC voltage, the inductor current will be continuous 
even if it falls under zero as a result of using bidirectional 
switches [10]. 
Zero-Voltage-Switching Quasi-Square-Wave (ZVS-QSW) is 
a switching technique which uses the current passing through 
a switch to charge or discharge the output capacitance of a 
semiconductor switch resulting in much lower output 
capacitance related switching losses [2, 7]. ZVS technique is 
based on turning-on the power MOSFET switches when the 
drain to source voltage drops to zero volt (i.e. VDS = 0) to 
mitigate the switching and diode reverse recovery losses. 
ZVS-QSW is the simplest technique used to achieve soft 
switching by simply reducing the output inductance  under 
the critical value and using bi-directional switches to avoid 
main current discontinuity.  QSW-ZVS buck converter can be 
realized by designing the inductor value to be less than the 
inductor value needed to operate a buck converter in critical 
conduction mode which is given by Equation.1 [10]. 
(1) 
For QSW-ZVS operation, it is important to assure the 
inductor current has the needed negative valley value based 
on equation.2 [10]. 
(2) 
Accurate gate drive timing is needed to achieve zero voltage 
switching and also to reduce the power loss in body diodes or 
power loss due to reverse conduction charge [10, 11]. Simple 
QSW-ZVS buck converter and ideal waveforms are shown in 
Figure.4. 
(a) Continuous Conduction 
Mode. 
(b) Discontinuous 
Conduction Mode. 
(c) Critical Conduction 
Mode. 
(d) Continuous Conduction 
Mode Using 
Bidirectional Switches. 
Figure 3: Basic Buck Converter Modes of Operation [10]. 
3(a) Power stage schematic. 
(b) Converter waveforms at heavy load. 
Figure 4: Simple QSW-ZVS Buck Converter 
To understand how QSW-ZVS buck converter works in 
steady state, the switching period -which is shown in figure 
4b- was divided into four sub-periods [11]. 
a. Sub-Period 1 [T1’ and T1”]:  
In this sub-period, the low side switch is fully ON and 
the high side switch is OFF. The switching node voltage 
equals the voltage drop across the low side switch. The 
inductor current is decreasing less than zero at this 
period.  
b. Sub-Period 2 [T2]:  
This sub-period starts when the duty cycle signal forces 
the low side switch to turn off. The voltage across the 
low side switch starts to rise due to the negative inductor 
current is charging its output capacitance and the voltage 
across the higher side switch is falling to zero. When the 
voltage across the high side switch reaches zero, the high 
side driver turns the high side switch on. 
c. Sub-Period 3 [T3]:  
In this sub-period, the low side switch is OFF and the 
upper side switch is ON. The switching node voltage is 
equal to the voltage drop across the high side switch 
subtracted from the input Voltage. The inductor current is 
rising to its maximum value at the end of duty cycle. 
d. Sub-Period 4 [T4]: 
This sub-period starts from the end of duty cycle input 
signal. The driver forces the high side switch to switch 
off. The positive direction inductor current quickly 
discharge the capacitances connected to the switching 
node. The voltage of the switch node drops to zero. 
When the voltage across the low side switch reaches 
zero, the low side driver forces the switch to be “ON”. 
In case of operating a ZVS-QSW converter in light load the 
inductor average current should be equal to the load current, 
and the peak and the valley of inductor current will be 
changed. Consequently, the slew rate of switching node will 
be changed based on the load current. The optimum gate 
signal timing should be modified to avoid shoot-through 
problems if short dead-time is provided and avoiding body 
diode losses if large dead-time is provided. If the gate 
signalling is not optimized, it will lead to lower obtained 
efficiencies.
4 System Description and Simulation Results 
A QSW-ZVS converter was built using 100V eGaN FETs but 
the input voltage was limited to 50V for this experiment. Two 
variants of the converter were tested at two different 
frequencies for investigation. With a change in the inductor 
and the switching frequency, a converter running at 2MHz 
uses a 2.2uH inductor and a 6MHz converter with 500nH air 
core inductor.  
The two converters were simulated using a SPICE based 
simulation tool. Figure 5 shows the converter simulation 
results running at 2MHz. The inductor current and the 
switching node voltage have been shown the first subplot. 
The gate signals at no load condition have been shown in the 
second subplot. The third subplot shows the gate signal at full 
load. 
It is obvious from the simulation results that the rise time and 
the fall time of the switching node voltage is load dependant. 
The gate signalling is changed manually to give the best 
results. 
5 Experimental Setup and Results 
A printed circuit board was assembled to form the power 
stage. The inputs for the gate driver were provided through a 
signal generator connected to two BNC connectors on the test 
board shown in figure 6. The signal generator is used to fine 
tune the dead time to achieve zero voltage switching.  
The first converter was assembled and tested at 2MHz and 
using a 2.2uH inductor. Switching node and the inverse duty 
cycle waveforms are shown in figure 7 where the first sub-
graph shows the no-load waveforms. The waveforms show 
some reverse conduction due to the inserted dead-time. Figure 
7.b shows the waveforms at full load of 9 watts at 13.2V 
output voltage. The switching node waveform shows the 
obvious low dv/dt for the switching voltage rise time at full 
load.  
4The second converter was built to switch at 6MHz and the 
inductor was changed to 500nH air core inductor as shown in 
figure 8. Figures 8.a and 8.b show the converter switching 
node and the inverse duty cycle of the converter running at 
6MHz at no load and full load respectively. 
The converter switching at 6MHz achieved 83% efficiency at 
full load. On the other hand the converter which is running at 
2MHz achieved 75% efficiency at full load it was noted that 
the inductor dominated the power losses. 
(a) Switching node voltage and inductor current under 
full load and no load conditions 
(b) Gate to source voltage for high side and low side 
FETs at no load 
(c) Gate to source voltage for high side and low side 
FETs at full load 
Figure 5: Simulation Results of the GaN converter switching 
at 2 MHz 
Figure 6: a Photograph of the test PCB
(a) No Load Condition 
(b) Full Load Condition 
Figure 7: Experimental waveforms of switching node and 
inverse duty cycle at 2 MHz 
5(a) No Load Condition 
(b) Full Load Condition 
Figure 8: Experimental waveforms of switching node and 
inverse duty cycle at 6MHz 
6 Conclusion
In this study, gallium nitride devices show promising results. 
Gate driver and dead time should be accurately fine-tuned on-
the-fly not only to achieve high efficiencies but also to 
prevent hard switching from happening and causing a damage 
to the converter. QSW-ZVS buck converter shows the 
capabilities to switch at much higher frequencies compared to 
the conventional hard switching buck converter. The 
converter was built using 100V eGaN FETs but the input 
voltage has been limited to 50V for this experiment. The 
converter was tested at two different frequencies for 
investigating the performance with a change in the inductor. 
The converter running at 2 MHz uses a 2.2uH inductor and 
the efficiency achieved is 75% at 12V, 9W output load. The 
low efficiency is mainly due the inductor losses. The 
frequency changed to 6 MHz and a 500nH air core inductor 
was used to form the converter. The efficiency achieved was 
83%. 
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switch mode power supplies is one method 
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Semiconductor Technology 
First Generation Switches 
• Dual on Die Electrically 140 V Isolated Super-Junction N-Channel Transistors. 
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Mother Board 
Daughter Board 
Measured using Agilent 4294A precision impendence analyzer @ 1MHz 
Characterization Results 
  
 189 
 
 
 
 
 
 
 
 
Appendix A-C4 
Yasser Nour, Ziwei Ouyang, Arnold Knott, Ivan H. H. Jørgensen, "Design and Implementation 
of High Frequency Buck Converter Using Multi-Layer PCB Inductor", The 42nd Annual 
Conference of the IEEE Industrial Electronics Society (IECON), Florence, Italy, 2016. 
General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners 
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
You may not further distribute the material or use it for any profit-making activity or commercial gain
You may freely distribute the URL identifying the publication in the public portal 
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately 
and investigate your claim.
Downloaded from orbit.dtu.dk on: Mar 14, 2018
Design and Implementation of High Frequency Buck Converter Using Multi-Layer PCB
Inductor
Nour, Yasser; Ouyang, Ziwei; Knott, Arnold; Jørgensen, Ivan Harald Holger
Proceedings of the 42nd Annual Conference of IEEE Industrial Electronics Society
10.1109/IECON.2016.7794148
2016
Peer reviewed version
Link back to DTU Orbit
Nour, Y., Ouyang, Z., Knott, A., & Jørgensen, I. H. H. (2016). Design and Implementation of High Frequency
Buck Converter Using Multi-Layer PCB Inductor. In Proceedings of the 42nd Annual Conference of IEEE
Industrial Electronics Society  (pp. 1313-1317). IEEE. DOI: 10.1109/IECON.2016.7794148
Design and Implementation of High Frequency Buck 
Converter Using Multi-Layer PCB Inductor 
Yasser Nour, Ziwei Ouyang, Arnold Knott, Ivan H. H. Jørgensen 
Department of Electrical Engineering, Technical University of Denmark 
Elektrovej, Building 325 
2800 Kongens Lyngby, Denmark 
{ynour, zo, akn, ihhj}@elektro.dtu.dk 
 
 
AbstractIncreasing the switching frequency for switch 
mode power supplies is one of methods to achieve smaller, lighter 
weight and cheaper power converters. This work investigates the 
opportunity of using two layer circular spiral inductors 
implemented in a 150 µm finished thickness printed circuit board 
for a high frequency DC-DC converter. The inductor was tested 
in a 5 W buck converter switching at 10 MHz. The converter 
achieved 84.7% peak efficiency converting 12 V to 5 V and 78% 
efficiency converting 24 V to 5 V.
Keywords PCB Inductors, Gallium Nitride, High Frequency 
Converters 
I.  INTRODUCTION 
From the early beginning of using switch mode power 
supplies, it was obvious that the higher the switching 
frequency, the smaller the converters will be. Efficiency and 
thermal penalties were the limiting parameters for pushing the 
switching frequency to higher values. To develop such small 
power converters new semiconductor materials, innovative 
packaging, high frequency (300 KHz  30 MHz) magnetics 
and development of converter topologies are the pillars for 
achieving efficient power conversion. It was clear that silicon 
switches have a lot of limitations when used in high switching 
frequency converters especially at elevated input voltages. 
Gallium nitride (GaN) based converters have shown a boost in 
converter efficiencies due to their lower parasitic capacitances 
and improved figure of merits [1, 2] 
For the magnetic components, air core inductors are often 
being used in high frequency and very high frequency 
converters. Printed circuit board (PCB) planar air core 
inductors can be used as antenna or components for composing 
high-frequency matched filters in a Radio-frequency 
identification (RFID) system [3]. Recently, power supply on 
chip has gained their popularity and integrated air core 
inductors are often employed within very high frequency to 
achieve a higher power density [4-7]. PCB air core inductors 
do not need space to accommodate the magnetic core and have 
no core limitations such as core losses and saturation. 
Therefore, the size of PCB air core inductors can be 
significantly smaller, making it well suitable for applications 
that have stringent space and height requirements. The inductor 
windings manufactured by PCB machines are more precise and 
consistent, yielding the inductor designs with highly 
controllable and predictable parasitic parameters [8]. 
The frequency dependence of a PCB inductor must be 
considered under higher frequency. The eddy current effect at 
high frequencies dramatically increases effective resistance of a 
multi-turn spiral inductor winding. Current crowding is studied 
through approximate analytical modeling in [9].The non-
uniform current distribution on the metallic trace is studied 
based on conventional magnetic flux method and energy 
method in [10]. Hurley et al. [11], presents a precise impedance 
formula with consideration of non-uniform current distribution 
and lossy magnetic media. Electromagnetic interference (EMI) 
is of particular concern in the PCB air core inductor working 
under multi-megahertz power converters. Unwanted stray 
magnetic elds can readily couple to near-by structures. It is 
well known that the addition of magnetics core plates to either 
side of the PCB winding provides enhancement of inductance 
values, and reduction of EMI problem. This paper focuses on 
the design and testing of a printed circuit board based inductor 
suitable for high switching frequency applications. 
II. CONVERTER DESIGN 
To test the inductors, a soft switching buck converter was 
chosen as it is the most basic step down switching converter. 
Zero-Voltage-Switching Quasi-Square-Wave (ZVS-QSW) was 
used as a switching technique. This switching technique uses 
the inductor current to charge or discharge the output 
capacitance of a semiconductor switches; resulting in much 
lower output capacitance related switching losses with a 
slightly higher conduction loss [1, 12, 13].Compared to hard 
switching buck converter, the total losses should be maintained 
lower by proper design. The detailed operation of ZVS-QSW 
buck converter was reported in [1]. Simple ZVS- QSW buck 
converter and the loaded converters ideal waveforms are 
shown in Figure.1. The inductor value needed for a ZVS- QSW 
buck has to be less than the inductor value needed to operate a 
buck converter in critical conduction mode which is given by 
Equation.1 [14]. 
 (1) 
For QSW-ZVS operation, it is important to assure the inductor 
current has the needed negative valley value based on 
equation.2 [14]. 
 
 (2) 
  
 
a. Power stage schematic. 
 
 
b. Converter waveforms with load. 
 
Fig. 1. Simplified QSW-ZVS Buck Converter [1] 
 
Accurate gate drive timing is needed to achieve zero 
voltage switching and also to reduce the power loss in body 
diodes or power loss due to reverse conduction charge [14, 15].  
The converter specifications are summarized in table 1. The 
critical inductance value needed is summarized in figure 2. To 
simplify the test procedure, the switching frequency was kept 
constant. This means the converter will be operating in hard 
switching during heavy load values and low input voltages. 
 
TABLE.1 TEST CONVERTER SPECIFICATIONS 
Parameter  Value Description  
VIN 24 V Input Voltage 
VOUT 5 V Output Voltage 
IOUT (Max) 1 A Maximum Output Current 
FSW 10 MHz Switching Frequency 
 
Switching at such high frequencies, it is required to choose 
high speed switches with low gate losses. The output 
capacitance related losses are minimized by the soft switching. 
A study was made in [1] comparing the figure of merits 
(FOMs) for both GaN FETs and silicon MOSFETs at different 
ratings of drain to source voltage. The results of that study are 
shown in figure 3 and figure 4 which clearly show the 
superiority of GaN FETs at all voltage levels. Two EPC8010 
eGaN devices were chosen to carry out the design of the test 
converter for the inductors [16]. 
 
 
Fig. 2.   Ideal critical inductance as a function of the switching frequency and 
duty cycle at 5V output voltage and 1A output current. 
 
III. MODELLING AND FEA SIMULATIONS OF PCB INDUCTOR 
 
For turns spiral primary winding, the total self-
inductance of the primary winding is the summation of each 
mutual inductance pairs between two concentric winding 
tracks, , where both i and j are from 1 to . The self-
inductance of the primary winding is given by Equation 3. 
 
 (3) 
 
Figure 4 shows a generic cross-section of a PCB coreless 
inductor along 2-D X-Z plane. In practice a spiral arrangement 
would connect two layer sections in series, which can be 
accurately modelled by the concentric circular coils. Derivation 
of the mutual inductance, , in a PCB coreless inductor was 
proposed by Hurly [11, 17] and is given by equation 4. 
 
The formulas have been derived from Maxwell's equations 
and therefore they can be fully expected to represent practical 
planar devices accurately. The extension of the formula can 
also cover the cases that the addition of magnetics core plates 
to either side of PCB winding structures. 
 
a. Summary of high voltage FETs  
 
 
b. Summary of high voltage FETs  
 
Fig. 3.   Summary of gallium nitride vs. silicon FETs figure of merits [1] 
 
 
(4) 
where 
 
 
 
 
 
0 is  permeability of airgap; 
h1 is the height of the ith circular track; 
h2 is the height of the jth circular track; 
r1,  r2  are the inner and outer radius of jth circular track; 
a1, a2   are the inner and outer radius of ith circular track; 
J0(x)   is first kind Bessel function of order zero; 
 
The model then was imported to Ansys Maxwell software 
for simulation and series resistance extraction. Figure 5 shows 
different views of the designed inductor and the design 
parameters are shown in table 2. 
 
 
TABLE. 2.  DESIGNED INDUCTOR PARAMETERS 
 
Parameter  Value 
h1 & h2 35µm 
z 80µm 
Track width 1mm 
Track clearance 300µm 
Inner coil radius 1.5mm 
PCB size 12mm x 12mm 
Fig. 4. A generic cross-section of a PCB inductor 
  
Figure 6 shows FEA simulation of the current density (J) at 
10 MHz using Ansys Maxwell. It is obvious from the figure 
that the current is pushed to the vertical edges of the spiral 
which impacts the AC resistance of the inductor. 
 
  
3D View Top View 
 
 
Bottom View Side View 
 
Fig.5.   Two layer Ring Spiral Inductor 
 
 
 
Fig.6.  The current density at 10 MHz (top view) 
IV. EXPERIMENTAL RESULTS 
The two layer inductor prototype was manufactured and 
measured using an Agilent 4294A precision impedance 
analyzer. The results then compared to Ansys Maxwell FEA 
simulation results from 100 KHz to 10 MHz. A summary of 
series inductance and equivalent series resistance is shown in 
figure 7. The results show good matching between the 
simulation results and measurements.  
The inductor was connected to the test buck converter. The 
measured efficiency versus output current of the converter at 
three different input voltages and a fixed output voltage is 
shown in figure 8. The converter has maximum efficiency of 
84.7% at 12 V input voltage and 78% at 24 V input voltage. 
The total converter power loss is also shown in figure 9. 
Based on the inductor characterization, the AC resistance at 
10 MHz is 426 m . Combining the DC and AC losses of the 
inductor, the total loss of the inductor is calculated and plotted 
versus the load current in figure 10. 
V. CONCLUSION 
In this paper, a two layer printed circuit board circular 
spiral inductor was experimented for a 5 W buck converter. 
Finite elements analysis for the inductor was carried out and 
the simulation results show good match to the measured 
inductance and the equivalent series resistance. The inductor 
was tested successfully in a buck converter circuit. The 
converter achieved 84.7% peak efficiency running at 10 MHz. 
the power stage was designed using gallium nitride power 
FETs and the gate driver signals were supplied from a dead 
time adjustment circuit. 
 
 
a. Inductance vs. Frequency 
 
 
b. Series resistance vs. Frequency 
 
Fig.7.   Ring spiral inductor FEA simulation results and Lab measurements 
 
 
Fig.8.   Efficiency vs. Output Current of the test converter at 5 V output voltage 
 
 
Fig.9.   Total Power Loss vs. Output Current of the test converter at 5 V output 
voltage 
 
 
Fig.10.   Total Inductor Power Loss vs. Output Current of the test converter at 5 
V output voltage 
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Abstract 
The need for efficient, smaller, lighter and cheaper power supply units drive the investigation of using 
high switching frequency soft switching resonant converters. This work presents an 88% efficient 48V 
nominal input converter switching at 6 MHz and output power of 21 Watts achieving power density of 
7 W/cm3 for Power-over-Ethernet LED lighting applications. The switching frequency is used to 
control the output current delivered to the load resistance. The converter was tested using a constant 
resistance load. The performance and thermal behavior were investigated and reported in this work.  
Introduction 
Using high switching frequency (3  30 MHz) is one method to achieve smaller and lighter power 
converters [1, 2, 3]. To achieve efficient operation of the switches, soft switching techniques need to 
be used specially with elevated input voltages. Resonant converters allow the utilization of soft 
switching techniques due to the intrinsic alternating behavior of current and voltage through the 
switches. Soft switching is needed not only to achieve high efficiency but it also reduces 
electromagnetic interference (EMI) levels [4]. For LED lighting applications, a resonant converter 
serves the need for a constant current source. The resonant circuit can be designed to supply a constant 
current at the selected switching frequency. The switching frequency then can be used as a control 
parameter for the output current. 
 
Resonant converters are relaying on exciting a resonant network to achieve power processing. 
Resonant DC-DC converters fundamentally consist of three stages. The first stage is to convert the DC 
input to an AC output. The second stage is the resonant circuit which can be modeled as an AC to AC 
converter stage. Combining the first and the second stages, results in an inverter circuit which 
converters a DC input to a desired level AC output. The third stage is the rectifier stage where energy 
is tapped off the resonant network to feed the output load [5]. A block diagram of the basic resonant 
DC-DC converter is shown in figure 1. 
 
The basic inverter topologies are class E and class D. In class E based inverter, the voltage stress 
across the switches can be 3.5 to 4 times higher than the input supply voltage which will force to use 
devices with much higher breakdown voltages [6, 7, 8, 9, 10]. Class D inverter utilizes two switches 
with voltage stress equal to the input voltage which allows using higher speed, lower voltage devices 
[9, 11]. Using two switches requires precise design of the gate driver circuitry to avoid cross 
conduction trough the two switches which may cause catastrophic failure of the converter. Many other 
inverter topologies also can be used but they involve extra circuit components to solve the problem of 
high voltage stress on the switches [9, 12]. 
 
This paper utilizes a soft switching half bridge series resonant converter to realize a high frequency 
DC-DC converter using gallium nitride (GaN) switches. The rectifier circuit also needs to be designed 
to be in the soft switching operation mode to avoid excess power losses and keeping the high 
efficiency of the entire system. A Power-over-Ethernet (PoE) powered device (PD) can be designed to 
have an input voltage between 37 to 57 VDC to support both PoE (IEEE 802.3af) and PoE+ (IEEE 
802.3at). The PD can draw power up to 25.5 W according to the IEEE802.at standard or 12.95 W 
according to IEEE802af [13].  The proposed converter is intended to be used for PoE LED lighting 
applications. The output power delivered to the LED string can be controlled via the switching 
frequency. The converter specifications are summarized in table 1. 
 
 
Fig. 1: Basic block diagram of a resonant converter 
 
Table 1 : Converter Specifications 
 
Power Stage Design 
A soft switching half bridge series resonant converter is shown in figure 2. Following the design steps 
in [4], the ideal design surface can be calculated using the following steps. The input resistance of an 
ideal half wave rectifier can be calculated using equation 1 according to [4] 
 
 
 
Where Rload is the load resistance (50 )  used as a test load. 
(1)
Then the inverters loaded quality factor can be calculated using equation 2 [4] 
 
 
 
Where L is the inductance of the resonant tank, C is the capacitance of the resonant tank, and 
Rin_rec is the input resistance of the rectifier 
(2)
Parameter Symbol Value Unit 
Input Voltage Range VIN 37-57 V 
Max. Output Power POUT_MAX 21 W 
Power Density   4 W/cm3 
Max. Output Voltage VOUT_MAX 30 V 
The total voltage conversion ratio for the converter can be calculated using equation 3 [4] 
 
 
 
Where n is the normalized switching frequency and QL is the inverter loaded quality factor 
(3)
 
The total voltage conversion ratio or voltage gain is plotted versus the loaded quality factor and the 
normalized frequency in figure 3.  The rectifier is a half wave rectifier implemented using low forward 
voltage schottky diodes connected to the load resistance. Gallium nitride FETs show superior 
performance compared to silicon counterparts. A comparison based on datasheet parameters was 
reported in [14, 15] and shown in figure 4. The inverter is designed using EPC8010 gallium nitride 
FETs [16] from EPC driven by an LM5113 [17] half bridge gate driver from Texas Instruments, a 4.7 
nF ceramic capacitor and a 491 nH AT536RATR49_SZ [18] air-core inductor from Coilcraft. The load 
resistance is set to 50 Ohms as a first order approximation to the LED string. 
Based on the analysis and calculations, the converter is simulated using LTspice IV. Simulation results 
for the converter switching at 7 MHz and delivering around 15 Watts to the load are shown in figure 5.  
The output voltage is shown in the third subplot and it is 27.1 V. 
 
 
Fig. 2: Half Bridge series resonant converter  
 
 
Fig. 3: Voltage Gain vs. Loaded Quality Factor and Normalized Switching frequency  
a. Summary of high voltage FETs Qgtot.RON b. Summary of high voltage FETs Qgd.RON 
Fig. 4: Summary of gallium nitride vs. silicon FETs figure of merits [15] 
 
 
Fig. 5: LTspice IV simulation waveforms 
Experimental Results 
 
The converter is implemented and assembled on a two layer printed circuit board. The converter can 
operate at switching frequencies between 5 MHz and 8 MHz. The converter operation was 
continuously monitored using a thermal camera to fine tune the dead-time between the switches to 
achieve soft switching operation. To do so, the dead-time was manually fixed at a point where the 
average temperature of GaN FETs is minimized. Figure 6 shows a photograph of the prototype power 
stage. 
 
Figure 6: A Photograph of the test printed circuit board 
 
The converter was tested for input voltages between 37 V and 57 V. Thermal photographs for three 
different input voltages for the converter switching at 6 MHz are shown in figure 7.  The images show 
a maximum temperature of 89.8 C. The gate driver was detected to be the hottest element in the 
circuit. 
 
 
(a) VIN = 37 V, FSW= 6 MHz (b) VIN = 48 V, FSW= 6 MHz (c) VIN = 57 V, FSW= 6 MHz 
Figure 7: Thermal images for the converter prototype 
 
Due to the probe capacitance, measuring the switching node voltage while the converter is operating is 
shifting the operating condition. For sake of checking the switching performance, two sample 
waveforms were captured at two different frequencies. Figure 8a shows the switching node voltage 
when the input voltage of the converter is set to 57 V and switching frequency of 6 MHz. Figure 8b is 
the switching node voltage when input voltage is set to 37 V and switching frequency of 8 MHz. The 
switching node voltage waveforms were measured using a 2 GHz bandwidth oscilloscope and 500 
MHz, 10x voltage probe with 9 pF capacitance.  
 
The converters output power and efficiency versus input voltage are shown in figure 9 at two different 
switching frequencies. The peak efficiency of the converter switching at 6 MHz is 88% converting 57 
V input voltage to 34 V output voltage and delivering 23 W to the 50  resistive load. On the other 
hand, the peak efficiency at 8 MHz switching frequency was measured to be 82.2% converting 57 V 
input voltage to 24.7 V and delivering 12 W to the load. Using the switching frequency as a control 
variable to choose the desired output current is investigated and the results are shown in figure 10. The 
figure shows the converter output current and efficiency versus switching frequency variation between 
5 MHz and 8 MHz. the load was fixed to 50  during all measurements. 
 
(a) VIN = 57 V FSW = 6 MHz (b) VIN = 37 V FSW = 8MHz 
Figure 8: Switching node voltage measurements 
 
(a) FSW = 6 MHz (b) FSW = 8 MHz 
Figure 9: Measured output power and efficiency versus input voltage of the prototype 
 
(a) Output current versus Fsw (b) Efficiency versus Fsw 
Figure 10: Measured output current and efficiency versus switching frequency with 50  load 
  
Conclusions 
 
In this study, gallium nitride FETs were tested to be used in a high switching frequency resonant DC-
DC converter and they show promising results. Gate driver and dead time should be accurately fine-
tuned on-the-fly not only to achieve high efficiencies but also to prevent hard switching from 
happening and causing a damage to the converter. The converter achieves 88 % efficiency when 
delivering a 21 W to the 50 Ohms load. The converter achieves a power density of 7 W/cm3. 
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Power supply on chip (PwrSoC) is the vision of miniaturized switched-
mode power supplies with a monolithic integration of all active and 
passive components [1], [2]. Passive inductors are by far the most bulky 
and expensive parts in power supplies. Increasing operating frequency to 
very high frequency (VHF: 30  300 MHz) allows the usage of smaller 
inductors thus reducing the size of power supplies. Indeed, with the 
inductance of tens of nH [3], integrated air-core inductors are suitable 
for VHF power converters.  
Last year we reported on the fabrication of a 3D MEMS air-core toroidal 
inductor. In the present work, we demonstrate its application in a power 
converter. The inductors are electrically characterized with small signal 
measurement, and tested in a VHF class E resonant boost converter.  
Briefly, the MEMS inductor is designed with a silicon-embedded 3D 
construction consisting of through-Si vias (TSVs) arranged in a toroidal 
shape, suspended copper (Cu) windings, and Si fixtures [4]. The 
inductors are fabricated with a four-step 3D fabrication process (Fig. 1). 
These are (i) through-wafer deep reactive ion etching of TSVs, (ii) 
electroplating Cu TSVs and top and bottom Cu layers, (iii) spray coating 
of resist and wet etching, and (iv) removing Si core by isotropic ICP 
etching. The MEMS inductor is shown in Fig. 2a. The suspended 
windings are attached to the Si support die by five fixtures.   
Air-core and Si-core inductors are electrically characterized and 
compared using an impedance analyzer (Agilent 4294a). The frequency 
is between 1 to 110 MHz. The tested inductors have 20 turns, 1.5 mm 
outer radius, 0.75 mm inner radius, and 350 µm height. The inductances 
are 44.6 nH and 43.9 nH for the air-core and Si-core inductor, 
respectively. Air-core inductors have superior performance with higher 
quality factor (Q) of 13.3 at 33 MHz compared to Q of 9 at 20 MHz of 
Si-core inductors. With the complete removal of the Si core, the 
parasitic capacitance reduces three folds from 11.5 pF to 3.7 pF, thus 
allowing a higher Q at higher frequencies. A higher Q indicates that air-
core inductors have lower power losses than Si-core inductors, and 
therefore achieve a higher power conversion efficiency. 
To demonstrate the application of our fabricated inductor, a VHF Class 
E resonant converter is designed, simulated with LT-SPICE, and 
implemented using our MEMS inductor (L2) and a high-performance 
gallium nitride field-effect transistor as key components. The converter 
consists of a class E resonant inverter and a current-driven rectifier (Fig. 
2b). The MEMS inductor is used as part of the resonant network in the 
inverter. It is glued onto the PCB by epoxy and the electrical 
connections are made by three gold wire bonds. The detailed working 
principle of the converter can be found in [5]. In brief, the converter is 
designed to operate at 33 MHz in zero voltage switching (ZVS) mode to 
reduce switching losses. The converter achieved an efficiency of 77% 
converting 8.4 VDC to 12.4 VDC and delivered 7.72 W to the load with a 
total loss of 2.32 W (Fig. 3). The simulated AC current in the MEMS 
inductor is 1 A RMS. The AC power loss in L2 is estimated via DC 
power loss using thermal measurement method. An increasing DC 
current is driven through L2 until the thermal images are match (Fig. 4). 
An AC power loss of 0.98 W is obtained.  
At the MNE conference, we look forward to present in detail the 
applications of our air-core inductors in power supplies.  
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Figure 1 (a) Four-step fabrication process (direction A- Fig. 2a). 
  
a b 
Figure 2 (a) A SEM image of the fabricated MEMS air-core toroidal 
inductor. (b) Class E resonant boost converter with two parts: 
inverter and rectifier. The inductor (L2) is connected to the PCB via 
gold bond wires.  
 
Figure 3 Efficiency with gate driver loss ( W_GD), efficiency without gate 
driver loss ( WO_GD), and output power (POUT) are measured with an input 
voltage sweep from 3 VDC to 10 VDC. The converter operates in zero 
voltage switching (ZVS) mode at 33 MHz and achieves an efficiency of 
77% at VIN = 8.4 V with an output power of 7.72 W.  
  
a b 
Figure 4 Thermal performance of the fabricated air-core inductor in (a) 
an operating class E resonant boost converter which converts 8.4 VDC to 
12.4 VDC, (b) a PCB test board with DC power loss. AC Power loss is 
estimated via DC power loss with temperature matching. The 
temperatures are matched at a 1.53 A DC current and 0.646 V DC 
voltage. AC power loss equals to DC power loss is 0.98 W  
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Abstract— an increased attention has been detected to 
develop smaller and lighter high voltage power converters in the 
range of 50 V to 400 V domains. The applications for these 
converters are mainly focused for Power over Ethernet (PoE), 
LED lighting and ac adapters. Design for high power density is 
one of the targets for next generation power converters. This 
paper presents an 80 V input capable multi-chip module 
integration of enhancement mode gallium nitride (GaN) field 
effect transistors (FETs) based power stage. The module design is 
presented and validated through experimental results. The power 
stage is integrated on a high glass transition temperature 0.4 mm 
thick FR4 substrate configured as a 70 pin ball grid array 
package. The power stage is tested up to switching frequency of 
12 MHz. The power stage achieved 88.5 % peak efficiency when 
configured as a soft switching buck converter operating at 7 
MHz. The converter is tested up to 12 W of output power at 13 V 
± 1.5 V output voltage. The converter achieved a volume power 
density of 20 W/cm3 and area power density of 9.4 W/cm2.
Keywords— Power Module, Gallium Nitride, High Frequency 
Converters 
I. INTRODUCTION
Feature-rich electronic devices drive the demand for high 
power density dc-dc converters in order to minimize the 
application’s printed circuit board area consumed by power 
supplies. Integration of power stages is one of the ways to 
achieve compact size, high efficiency and low noise power 
converters. Closer proximity of components or three 
dimensional packaging is needed to get the benefits from 
integrated power stages. The smaller the current loops are the 
more efficient and lower noise converters can be achieved [1, 
2]. In addition, higher switching frequency operation can also 
be achieved due to the lower values of parasitic elements [1].  
As shown in figure 1, an integrated buck converter typically 
requires power switches, magnetics, and capacitors, in addition 
to control and drivers for the power switches.  The integration 
of such power stages can take different levels starting from 
multi-chip module (MCM) integration to power supply in 
package (PSiP) to power supply on chip (PSoC). Although 
PSoC has the potential to achieve the smallest solution size, it 
is very hard, if not impossible, to find a single fabrication 
process which covers high quality analog circuits, high 
switching frequency power switches, and passive components.  
Manufacturing control and gate driver circuitry in silicon 
(Si) is the most cost effective way, not only due to the lower 
processing costs, but also the lower development costs of such 
circuits in silicon. On the other hand, wide bandgap materials 
(WBG) based power switches have been reported to have much 
smaller size and better switching performance than silicon 
switches especially for increasing voltages [3]. Gallium nitride 
(GaN) has a higher bandgap and electron mobility compared to 
silicon, silicon carbide (SiC) and gallium arsenide (GaAs), 
which make GaN the preferred semiconductor material for this 
research [3-6].  
Figure 1: A typical integrated buck converter schematic. 
This paper presents an 80 V input MCM integrated power 
stage utilizing quasi-square-wave zero-voltage-switching 
(QSW-ZVS) buck converter. The power stage operation 
theory, simulation, construction and experimental results are 
presented in this work.  
II. CONVERTER THEORY OF OPERATION
Due to the excessive switching power losses in high 
frequency buck converter, it is required to use of a soft 
switching topology. One variant of a buck converter is the 
QSW-ZVS buck converter. In this switching technique, the 
inductor current has to be designed so that it has specific 
negative current amplitude. The inductor current to charges or 
discharges the output capacitance of a semiconductor switches; 
resulting in low output capacitance related switching losses 
with a slightly high conduction loss [4, 7, 8]. The total losses of 
a converter should be kept lower than conventional buck 
converter power stage by proper design. The inductor value 
needed for a ZVS- QSW buck has to be less than the inductor 
value needed to operate a buck converter in critical conduction 
mode. The valley value of the inductor current depends on the 
summation of all the capacitances connected to the switching 
node. The detailed operation of ZVS-QSW buck converter was 
reported in [4, 9]. 
III. POWER STAGE MODULE CONSTRUCTION
The power stage is designed according to the specifications 
summarized in table 1 to operate at high frequency. The 
module integrates two 100 V rated eGaN FETs driven by a 
high frequency half bridge gate driver and an air-core inductor 
in addition to input and output capacitors. All the internal 
components are commercially available and summarized in 
table 2.  Figure 2 shows the module schematic with all internal 
components. The module is built on a high glass transition 
temperature (High Tg) 0.4 mm thick FR4 substrate configured 
to form a 70 pin ball grid array (BGA) package. The finished 
size of the module is 9 mm x 12 mm x 4.7 mm. Pictures for the 
package are shown in figure 3. 
The inductance value needed to implement this converter is 
much lower than it should be in a regular buck converter stage. 
The drawback of this topology is the high ac current flowing 
through the switches and inductor. Due to this fact, air-core 
inductor is used to eliminate the losses associated with using a 
magnetic core. Two variants of the module have been 
constructed to support wide range of input voltages and output 
power levels. The first variant uses a 390 nH ceramic core 
inductor supporting input voltage levels up to 60 V and output 
current up to 900 mA. The second variant uses a 1 uH ceramic 
core inductor supports input voltages of 60 V up to 95 V with 
output current capability of 700 mA.
Figure 2: Schematic of the module. 
Top side Bottom side On top of 1 Euro coin 
Figure. 3: Photographs for the assembled module. 
TABLE 1 TEST CONVERTER SPECIFICATIONS
Parameter 
Value
Unit Description 
Min. Max. 
VIN -- 95 V Input voltage 
VOUT -- 24 V Output voltage 
D 12 80 % Duty Cycle 
FSW 2 12 MHz Switching Frequency 
IOUT
0 1000 * mA Variant 1 – VIN < 60 V 
0 350 mA Variant 2 – VIN > 60 V 
* maximum operating current depends on the input and out voltage to 
insure soft switching operation 
TABLE 2 COMPONENT SELECTION
Comp.  Part No. Qty. Description  
Q1 ,Q2 EPC8010 2 100 V GaN FETs [10] 
L1 
HA4036-AL 1 
390 nH ceramic core 
inductor for input 
voltages lower than 60 
V [11] 
1812CS-102XJL 1 
1 uH ceramic core 
inductor for input 
voltages greater than 60 
V [12] 
CIN 12061Z475KAT2A 1 Input capacitor [13] 
C1, C2, C3 C1005X5R1V225M050BC 3 Output capacitors [14] 
U1 LM5113 1 High speed GaN FET gate driver [15] 
CBOOT GRM155R71E473KA88D 1 Bootstap capacitor [16] 
CVDD C1005X5R1V225M050BC 1 
Decoupling capacitor of 
the gate drivers [14] 
IV. CONVERTER SIMULATIONS
A simulation model is constructed and simulated using 
LTSPICE software. Variant 1, with the 390 nH inductor, 
simulation results are shown in figure 4. The input voltage for 
this simulation is 40 V, the output voltage is 13 V, and output 
power of 12 W. The converter is switching at 7 MHz. The first 
subplot shows the switching node voltage and the inductor 
current. A 600 mA negative current can be observed from the 
simulations, and the stored energy is used to charge the 
capacitances connected the switching node, mainly the output 
capacitances of the GaN FETs. The second subplot shows the 
gate to source voltages of the two GaN FETs. As it can be 
observed, asymmetrical dead-time is introduced to achieve 
soft-switching operation and minimize the reverse conduction 
loss, which is similar to body diode conduction for silicon 
FETs.
The power stage simulated waveforms under no load 
condition are shown in figure 5. In this case, the introduced 
dead-time is symmetrical and short to avoid extra losses due to 
reverse conduction for the GaN FETs. It is possible to keep the 
dead-time fixed, optimized for heavy load condition, instead of 
implementing a variable dead-time controller. This will ensure 
soft switching operation at heavy loads but will result in lower 
efficiency at light loads. This concept is tested experimentally 
to evaluate if it will cause any failure. 
Figure 4: Simulated waveforms of power stage under loading 
condition and switching at 7 MHz switching frequency. 
Figure 5: Simulated waveforms of power stage under no-load 
condition and switching at 7 MHz switching frequency. 
V. EXPERIMENTAL RESULTS
The power stage module is mounted on a test board to test 
the functionality of the converter. Input signals for the gate 
driver (LSIN and HSIN) are supplied via a function generator. 
A photograph of the module mounted on the test board is 
shown in figure 6. The dead time is adjusted for achieving ZVS 
operation at heavy load conditions. To monitor the thermal 
behavior of the converter, an open lid module is tested in a 
soft-switching buck converter configuration. Figure 7 shows 
the basic switching waveforms of the converter with input 
voltage of 40 V, output voltage of 13 V, switching frequency 
of 7 MHz, and the load current is set to 900 mA using an 
electronic load. Figure 7(a) shows the switching node 
measured using a 500 MHz bandwidth 10X Rohde & Schwarz 
probe although the channel bandwidth is limited to 200 MHz. 
Figure 7(b) shows the low side gate voltage measured using an 
active probe to minimize the effect of probe loading on the 
measurements. The oscilloscope channel bandwidth is limited 
to 800 MHz.  
Under the same testing conditions mentioned in the 
description of figure 7, the thermal photograph shown in figure 
8 is captured after removing all the testing probes to eliminate 
the probe capacitance effects on the circuit operation. The 
thermal image shows a peak temperature of 81.4 OC on the 
surface of the inductor. The switches are showing 59 OC and 
the gate driver chip temperature is measured to be 65 OC.
The efficiency curve versus output power of the 
unregulated power stage is shown in figure 9. 
Figure 6: The open lid device-under-test (DUT) mounted 
on the test board. 
Figure 7: Measured waveforms of the loaded power stage input 
voltage of 40 V, output voltage of 13 V, the load current is 900 
mA, and switching frequency of 7 MHz. 
DUT
Input signals for 
the gate driver 
Figure 8:  A thermal photograph of the module (variant 1) at 40 
V input and 13.5 V output for 900 mA load. 
Figure 9: Efficiency and total power loss versus output power 
of the unregulated power stage at input voltage of 40 V, 
switching frequency of 7 MHz and fixed dead-time. 
The second variant of the power stage is realized by 
exchanging the 390 nH inductor by a lower rated current 
ceramic core 1 µH inductor. The second variant is tested at two 
different input voltages.  
The first test is performed at input voltage of 60 V and the 
switching frequency is set to be 8 MHz. The switching node 
voltage waveform is shown in figure 10, which shows a 
smooth transition to the rail voltage. The efficiency and total 
power loss curves are shown in figure 11. The peak efficiency 
is 84 % converting an input voltage of 60 V to an output 
voltage of 11.1 V at a load current of 700 mA.  
The second test is performed at input voltage of 80 V and 
the switching frequency was set to 5 MHz. The switching node 
voltage waveform is shown in figure 12, which shows a 
smooth transition to the rail voltage. The converter’s efficiency 
curve is shown in figure 13. The efficiency peaks at 76.2 % 
when converting an input voltage of 80 V to 13.5 V at 350 mA 
load current.  
VI. CONCLUSION
Gallium nitride FETs based module on a printed circuit 
board is developed and experimentally tested up to input 
voltage of 80 V. The module achieved 88.5 % peak efficiency 
when tested as a 40 V input buck converter. The testing shows 
operation up to 12 MHz switching frequency at low input 
voltages. The dead-time can be adjusted using two methods. 
The first method is a fixed dead-time method, where the dead-
time is adjusted at the heaviest load condition; the second 
method is a variable dead-time method, which requires fine 
tuning the dead-time with any change of the load, input 
voltage, output voltage or frequency. The variable dead-time 
method has potential to achieve higher efficiencies especially 
at light load conditions. 
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Figure 10: Switching node voltage at input voltage of 60 V, 
output voltage of 12 V, 650 mA load current and switching 
frequency of 8 MHz. 
Figure 11: Efficiency and total power loss versus output power 
of the unregulated power stage at input voltage of 60 V, 
switching frequency of 8 MHz and fixed dead-time. 
Figure 12: Switching node voltage at input voltage of 80 V, 
output voltage of 14.1 V, 200 mA load current and switching 
frequency of 5 MHz. 
Figure 13: Efficiency and total power loss versus output power 
of the unregulated power stage at input voltage of 80 V, 
switching frequency of 5 MHz and fixed dead-time. 
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